

1. ALL RESISTANCE VALUES ARE IN OHMS, 0.1 WATT +/- 5%.
2. ALL CAPACITANCE VALUES ARE IN MICROFARADS.
3. ALL CRYSTALS & OSCILLATOR VALUES ARE IN HERTZ.

SAFFORO_MLB, SCHEM

LAST_MODIFICATION=Fri Apr 20 15:11:56 2018

REV	ECN	DESCRIPTION OF REVISION	CK APPD / DATE
4	001104277	ENGINEERING RELEASED	2018-04-20

PAGE	CSA	CONTENTS	SYNC	DATE
1	1	Table of Contents	SAFFORO	05/24/2017
2	2	BOM Configuration 1	SAFFORO	11/29/2017
3	3	BOM Configuration 2	SAFFORO	11/29/2017
4	4	PD Parts	ZIFENG_CONSTRAINTS	03/03/2017
5	5	CPU DMI/FDS/FDI/RSVD	ZIFENG	09/07/2017
6	6	CPU Clock/Misc/JTAG/CPG	Giordano_mlb	11/11/2017
7	7	CPU DDR4 Interfaces	Giordano_mlb	11/11/2017
8	8	CPU Power	ZIFENG_CONSTRAINTS	02/24/2017
9	9	CPU Ground	Giordano_mlb	11/11/2017
10	10	CPU Decoupling 1	SILU	03/29/2017
11	11	CPU Decoupling 2	SILU	05/24/2017
12	12	PCH RTC/CLK/ESPI/PM	ZIFENG	05/18/2017
13	13	PCH DMI/JTAG/SPI/HDA	SILU	07/27/2017
14	14	PCH PCI-E/USB	ZIFENG	05/18/2017
15	15	PCH GPIO/MISC/NCTF	ZIFENG	05/18/2017
16	16	PCH Power	ZIFENG	05/18/2017
17	17	PCH Decoupling	ZIFENG	05/18/2017
18	18	CPU/PCH Merged XDP	ZIFENG	05/24/2017
19	19	Chipset Support 1	SILU	08/09/2017
20	20	Chipset Support 2	ZIFENG	05/18/2017
21	22	DDR4 VREF Margining	Giordano_mlb	11/11/2017
22	23	DDR4 SDRAM Channel A 1	Giordano_mlb	11/11/2017
23	24	DDR4 SDRAM Channel A 2	Giordano_mlb	11/11/2017
24	25	DDR4 SDRAM Channel B 1	Giordano_mlb	11/11/2017
25	26	DDR4 SDRAM Channel B 2	Giordano_mlb	11/11/2017
26	27	DDR4 Termination	Giordano_mlb	11/11/2017
27	28	USB-C HIGH SPEED 1	J132	05/11/2017
28	29	USB-C HIGH SPEED 2	ADITYA	03/30/2017
29	30	USB-C X Support	ADITYA	04/19/2017
30	31	USB-C PORT CONTROLLER A	ZIFENG	05/26/2017
31	32	USB-C PORT CONTROLLER B	ZIFENG	05/26/2017
32	33	USB-C CONNECTOR A	SILU_J680	08/09/2017
33	34	USBC X Connector Support	ADITYA	04/05/2017
34	35	TBT 5V REGULATOR	J132	04/05/2017
35	36	WIPI/BT: Support	J132	03/29/2017
36	37	WIPI/BT: MODULE 1	METE	05/10/2017
37	38	AP & BT Conn	METE	08/11/2017
38	39	SoC GPIO/SBP/USB/DDR/Test	SILU	05/26/2017
39	40	SoC AOP/AON/SMC	SILU	03/22/2017
40	41	SoC ISP/I2C/UART/SPI/I2S	HSM and PMIC	03/02/2017
41	42	SoC PCIe	SILU	03/15/2017
42	43	SoC Power 1	SILU	04/04/2017
43	44	SoC Power 2	HSM and PMIC	03/02/2017
44	45	SoC Power 3	SILU	05/26/2017
45	46	SoC Ground	HSM and PMIC	03/02/2017
46	47	SoC Shared Support	SILU	08/09/2017
47	48	SoC Project Support	SILU	07/27/2017
48	49	MESA	SILU	05/26/2017
49	50	Secure Element	SILU	05/05/2017
50	51	DFR & T208 Support	SILU	07/27/2017

PAGE	CSA	CONTENTS	SYNC	DATE
51	52	I2C Connections 1	RAYMOND	10/02/2017
52	53	I2C Connections 2	RAYMOND	10/02/2017
53	54	Power Sensors High Side	RAYMOND	10/09/2017
54	55	Power Sensors Load Side	RAYMOND	10/13/2017
55	56	Power Sensors Extended 1	RAYMOND	10/13/2017
56	57	Power Sensors Extended 2	RAYMOND	10/13/2017
57	58	Thermal Sensors	RAYMOND	06/28/2017
58	59	Power Sensor Extended 3	RAYMOND	10/13/2017
59	60	Fans/SMC/AMUX Support	RAYMOND	06/13/2017
60	62	Audio Placeholder	j132-audio	03/15/2017
61	63	Audio Jack Codec	TROY	07/24/2017
62	64	Audio Left Amplifiers	TROY	12/11/2017
63	65	Audio Right Amplifiers	TROY	12/11/2017
64	66	Audio Flex Connectors	TROY	03/22/2017
65	67	Keyboard & Trackpad 1	j132	03/23/2017
66	68	Keyboard & Trackpad 2	j132	03/23/2017
67	69	VR 3.3V G3H & Battery Conn	SILU	04/27/2017
68	70	PBUS Supply & Battery Charger	ZIFENG	05/24/2017
69	71	IMVP IC	SILU	05/24/2017
70	72	IMVP VCC Block	SILU	05/24/2017
71	73	IMVP SA Block	SILU	05/10/2017
72	74	IMVP GT Block	SILU	05/24/2017
73	76	Power - 5V 3.3V Supply	SILU	05/16/2017
74	77	VR 2.5V & 1.2V/VTT	SILU	05/01/2017
75	78	PMIC BUCKS AND SWS	SILU	06/06/2017
76	79	PMIC LDOs	SILU	07/10/2017
77	80	PMIC GPIOs & Control	SILU	07/27/2017
78	81	VR VCCIO	SILU	05/10/2017
79	82	Power PETs	SILU	06/27/2017
80	83	SOC/PMIC Aliases	SILU	08/09/2017
81	84	LCD Backlight Driver	RAYMOND	08/07/2017
82	85	eDP Display Connector	SEAN	08/09/2017
83	86	SSD0 S4E 0	j137_ges_redhead	01/26/2017
84	87	SSD0 S4E 1	j137_ges_redhead	01/26/2017
85	88	SSD0 S4E 2	j137_ges_redhead	01/26/2017
86	89	SSD0 S4E 3	j137_ges_redhead	01/26/2017
87	90	SSD0 PMIC & VR	j137_ges_redhead	01/26/2017
88	91	SSD1 S4E 0	j137_ges_redhead	01/26/2017
89	92	SSD1 S4E 1	j137_ges_redhead	01/26/2017
90	93	SSD1 S4E 2	j137_ges_redhead	01/26/2017
91	94	SSD1 S4E 3		
92	95	SSD1 PMIC & VR		
93	98	EDP Mux	SEAN	05/01/2017
94	99	GPU PCC	SEAN	11/09/2017
95	100	GPU Baffin PCIe	SEAN	11/09/2017
96	101	GPU Baffin Core/FB Power	SEAN	06/21/2017
97	102	GPU Baffin FB	SEAN	04/19/2017
98	103	VR 1.05V GPU & 1.35V FB	SILU	04/27/2017
99	104	GDDR5 VRAM FB 1 [104]	SEAN	04/19/2017
100	105	GDDR5 VRAM FB 2	SEAN	04/19/2017


PAGE	CSA	CONTENTS	SYNC	DATE
101	106	VR GPU Core	SILU	05/24/2017
102	107	GPU Baffin GPIO/CLK/Straps	SEAN	04/19/2017
103	108	GPU Baffin DP/GPIO	SILU	07/27/2017
104	109	GPU Baffin VSS/Misc	SEAN	11/09/2017
105	110	USB-C HIGH SPEED 1	J132	05/11/2017
106	111	USB-C HIGH SPEED 2	ADITYA	04/03/2017
107	112	USB-C T Support	ADITYA	04/19/2017
108	113	USB-C PORT CONTROLLER A	ZIFENG	05/26/2017
109	114	USB-C PORT CONTROLLER B	ZIFENG	05/26/2017
110	115	USB-C CONNECTOR A	SILU_J680	08/09/2017
111	116	USBC T Connector Support	ADITYA	04/05/2017
112	117	USB-C T 5V VR	SILU	05/11/2017
113	118	GDDR5 VRAM FB 3	j680_copy	02/01/2017
114	119	GDDR5 VRAM FB 4	j680_copy	02/01/2017
115	120	Power Alias 1	SILU	05/01/2017
116	121	Power Alias 2	SILU	06/27/2017
117	122	Signal Alias	METE	05/10/2017
118	123	High speed No Testpoints	RAYMOND	06/02/2017
119	124	DFU TEST POINTS	RAYMOND	08/07/2017
120	125	FCT TESTPOINTS 2	RAYMOND	08/07/2017
121	126	ICT, MAC-1 ,BE Testpoints	RAYMOND	08/31/2017
122	127	Desense Caps 1	SEAN	06/27/2017
123	128	Desense Caps 2	j380_mlb	02/09/2017
124	129	Desense Caps 3	blah	06/27/2017
125	130	Memory Bite/Byte Swizzle	j380_mlb	02/09/2017
126	140	Dev Support	Debug	05/03/2017
127	141	Blank		11/11/2017
128	143	Blank		11/11/2017
129	144	Blank		11/11/2017
130	147	BOM Alt Table	SEAN	11/29/2017
131	200	Dev Support	ADITYA	03/22/2017

Preliminary Test

Schematic / PCB #'s

PART#	QTY	DESCRIPTION	REFERENCE DESIGNATOR(S)	CRITICAL	BOM OPTION
051-02888	1	PCB_MLB_SAFFORO	SCB	CRITICAL	PAGE-RC315
020-01814	1	PCBP_MLB_SAFFORO	PCB	CRITICAL	PAGE-RC315

FAB#:RC315

DRAWING TITLE			
SCHEM, MLB, SAFFORO			
 Apple Inc.		DRAWING NUMBER	051-02888
		REVISION	1.0.0
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: 1. TO MAINTAIN THIS DOCUMENT IN CONFIDENCE. 2. NOT TO REPRODUCE OR COPY IT. 3. NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART. 4. ALL RIGHTS RESERVED.		BRANCH	EVT
		PAGE	1 OF 200
		SHEET	1 OF 131

SAFFORO BOM Groups

BOM GROUP	BOM OPTIONS
SAFFORO_8L	ALTERNATE,S4E_L5,S4E_L6,S4E_L7,S4E_L8,OCARINA_2,S4E_X4PLUS,S4E_X8
SAFFORO_6L	ALTERNATE,S4E_L5,S4E_L6,OCARINA_2,S4E_X4PLUS,S4E_X6
SAFFORO_COMMON	8CH,PCB,COMMON,ALTERNATE,SAFFORO_COMMON1,SAFFORO_COMMON2,SAFFORO_PROGPARTS,VRAM_ALTS
SAFFORO_COMMON1	CPUPBQ:X8X4X4,BDP:YES,BOARD_ID,BOARD_REV:011,SE:PROD_2017,EN_VPOF_LPG:YES
SAFFORO_COMMON2	SKIP_5V3V3:AUDIBLE,XDP:YES,SYSEDT:FBT,VCCSPI:3V3,OCARINA_IIC:1X,SVID_FU:CORE,RF_TUNING,PEOS:3S
SAFFORO_PROGPARTS	UPCRON_PROG:P1,WIFI_ROM:P0,BT_ROM:P2
SAFFORO_SNS	LOADISNS,LOADRC:YES,SENSOR:DEV
SAFFORO_DEVEL:ENG	ALTERNATE,SAFFORO_DEVEL_DEV_C005,PROG_ROM:PROG_ROM,TYPE_ROM:ROM,VRAM:VRAM,VRAM_SIZE:VRAM_SIZE,VRAM_SPEED:VRAM_SPEED,VRAM_TYPE:VRAM_TYPE,VRAM_SIZE:VRAM_SIZE,VRAM_SPEED:VRAM_SPEED,VRAM_TYPE:VRAM_TYPE
SAFFORO_DEVEL:DVT	ALTERNATE,LOADRC:NO
SAFFORO_DEVEL:PVT	ALTERNATE,LOADRC:NO

BOM Variants

BOM NUMBER	BOM NAME	BOM OPTIONS
685-00234	COMMON PARTS,MLB,SAFFORO	SAFFORO_COMMON
685-00314	S4E_8L Parts,MLB,SAFFORO	SAFFORO_8L
685-00318	S4E_6L Parts,MLB,SAFFORO	SAFFORO_6L
985-00421	DEV,MLB,SAFFORO	SAFFORO_DEVEL:ENG

PART NUMBER	QTY	DESCRIPTION	REFERENCE DES	CRITICAL	BOM OPTION
685-00234	1	COMMON PARTS, MLB, SAFFORO	BASE	CRITICAL	BASE_BOM
685-00314	1	S4E 8L PARTS (MLB), MLB, SAFFORO	8L	CRITICAL	BOM_8L
985-00421	1	DEV PARTS, MLB, SAFFORO	DEVEL	CRITICAL	DEVEL_BOM
685-00318	1	S4E 6L PARTS (MLB), MLB, SAFFORO	6L	CRITICAL	BOM_6L

VRAM ALT BOM GROUPS

BOM NUMBER	BOM NAME	BOM OPTIONS
685-00221	VRAM PARTS,HYNIX,2X,MLB,SAFFORO	FB_4GB_HYNIX
685-00222	VRAM PARTS,MICRON,2X,MLB,SAFFORO	FB_4GB_MICRON
685-00223	VRAM PARTS,SAMSUNG,2X,MLB,SAFFORO	FB_4GB_SAMSUNG
685-00224	VRAM PARTS,HYNIX,1X,MLB,SAFFORO	FB_4GB_HYNIX_1X
685-00225	VRAM PARTS,MICRON,1X,MLB,SAFFORO	FB_4GB_MICRON_1X

VRAM SUB-BOM

PART NUMBER	QTY	DESCRIPTION	REFERENCE DES	CRITICAL	BOM OPTION
685-00221	1	VRAM PARTS,HYNIX,2X,MLB,SAFFORO	VRAMSSSS	CRITICAL	VRAM_ALTS

DRAM Options

BOM GROUP	BOM OPTIONS
MC_32G	32G_MICRON_2400,3ANCF04:L,3ANCF03:L,3ANCF02:L,3ANCF01:L
HY_32G	32G_HYNIX_2400,3ANCF04:L,3ANCF03:L,3ANCF02:L,3ANCF01:L,3ANCF00:L
HY_16G	16G_HYNIX_2400,3ANCF04:L,3ANCF03:L,3ANCF01:L,3ANCF00:L
MC_16G	16G_MICRON_2400,3ANCF04:L,3ANCF03:L,3ANCF01:L


S4E Options


BOM GROUP	BOM OPTIONS
TS_256_PMLC	S4E_256_TB,80C:1GB,SSD0_NAND_VCC:2.5V
ND_256_PMLC	S4E_256_ND,80C:1GB,SSD0_NAND_VCC:2.5V
TS_512_PMLC	S4E_512_TB,80C:1GB,SSD0_NAND_VCC:2.5V
ND_512_PMLC	S4E_512_ND,80C:1GB,SSD0_NAND_VCC:2.5V
TS_1TB_PMLC	S4E_1TB_TB,80C:2GB,SSD0_NAND_VCC:2.5V,SSD1_NAND_VCC:2.5V
ND_1TB_PMLC	S4E_1TB_ND,80C:2GB,SSD0_NAND_VCC:2.5V,SSD1_NAND_VCC:2.5V
TS_2TB_PMLC	S4E_2TB_TB,80C:2GB,SSD0_NAND_VCC:2.5V,SSD1_NAND_VCC:2.5V
ND_2TB_PMLC	S4E_2TB_ND,80C:2GB,SSD0_NAND_VCC:2.5V,SSD1_NAND_VCC:2.5V
SM_2TB_3DPA	S4E_2TB_SM,80C:2GB,SSD0_NAND_VCC:2.5V,SSD1_NAND_VCC:2.5V
SM_4TB_3DPA	S4E_4TB_SM,80C:2GB,SSD0_NAND_VCC:2.5V,SSD1_NAND_VCC:2.5V
TS_2TB_TLC	TLC_2TB_TB,80C:2GB,SSD0_NAND_VCC:2.5V,SSD1_NAND_VCC:2.5V
ND_2TB_TLC	TLC_2TB_ND,80C:2GB,SSD0_NAND_VCC:2.5V,SSD1_NAND_VCC:2.5V



BOARD ID

BOM GROUP	BOM OPTIONS
BOARD_ID	BOARDID0,BOARDID1,BOARDID3




FAB#:RC315

BOM Configuration 1			
 Apple Inc.	DRAWING NUMBER	051-02888	SIZE D
	REVISION	1.0.0	
	BRANCH	EVT	
	PAGE	2 OF 200	
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSIBLER DAMAGES TO THE FOLLOWING: 1. TO MAINTAIN THIS DOCUMENT IN CONFIDENCE 2. NOT TO REPRODUCE OR COPY IT 3. NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART 4. ALL RIGHTS RESERVED.			SHEET 2 OF 131







CFL H		
Name	Ball#	Signal Name
BN25	CFG[0]	NOA_N_0
BN27	CFG[1]	NOA_N_1
BN26	CFG[2]	NOA_N_2
BN28	CFG[3]	NOA_N_3
BR20	CFG[4]	NOA_N_4
BM20	CFG[5]	NOA_N_5
BT20	CFG[6]	NOA_N_6
BP20	CFG[7]	NOA_N_7
BR23	CFG[8]	NOA_N_8
BR22	CFG[9]	NOA_N_9
BT23	CFG[10]	NOA_N_10
BT22	CFG[11]	NOA_N_11
BM19	CFG[12]	NOA_N_12
BR19	CFG[13]	NOA_N_13
BP19	CFG[14]	NOA_N_14
BT19	CFG[15]	NOA_N_15
BN23	CFG[17]	NOA_STB_P_0
BP22	CFG[19]	NOA_STB_P_1
D1	RSVD_TP	PEG_VIEW0
E1	RSVD_TP	PEG_VIEW1
E2	RSVD_TP	PEG_VIEW3
E3	IST_TR/G	PEG_VIEW2
BT2	RSVD_TP	DDR_VIEW1
BR1	RSVD_TP	DDR_VIEW0





BOM GROUP	BOM OPTIONS
CPUPEG:X8X8	CPUCFG5_PD
CPUPEG:X8X4X4	CPUCFG6_PD,CPUCFG5_PD


To use PEG X16 configuration, simply remove CPUPEG:X8X8 and CPUPEG:X8X4X4 from BOMs.

PAGE TITLE		FORM: DRAWING-1381_A13		FORM: DRAWING-1381_A13	
CPU Clock/Misc/JTAG/CFG					
 Apple Inc.		DRAWING NUMBER		SIZE	
		051-02888		D	
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE I NOT TO REPRODUCE OR COPY IT I NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART I ALL RIGHTS RESERVED		REVISION		1.0.0	
		BRANCH		EVT	
		PAGE		6 OF 200	
		SHEET		6 OF 131	









CPU VGTSlice Decoupling

Intel recommendation: 7x 220uF, 6x 47uF 0805, 6x 22uF 0603, 35x 10uF 0402, 68 1uF 0201
Apple Implementation:

Vcc GT Slice Core Decoupling from 20140905 BOM

Board Edge: 4x220uF, 7x 47uF rest on back side

D

D

C

C

B


B

A

A

122 115 _PPVCCGT_S0_CPU

Place on bottom side of U0500




CPU VCCSTG Decoupling

CPU VCCPLL and VCCST Decoupling


115 _PPVCCSA_S0_CPU

Place on bottom side of U0500




115 8 6 _PPIV05_S0SW

Place near U0500 on bottom side



115 8 _PPIV05_S3

46 8 11_PPIV05_S3





CPU VCCSA Decoupling


Intel recommendation: 2x 220uF, 1x 47uF 0805, 1x 22uF, 7x 10uF 0402, 3x 1uF 0201
Apple Implementation: 2x 220uF, 1x 22uF on board edge, everything else on back side

NOTE: Intel decoupling recommendations from CBR schematics for Skylake H doc#557227 and PDG section 48.1 (document# 546884)


BOM_COST_GROUP=CPU & CHIPSET

PAGE TITLE		
CPU Decoupling 2		
 Apple Inc.	DRAWING NUMBER	051-02888
	REVISION	1.0.0
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE I NOT TO REPRODUCE OR COPY IT I NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART I ALL RIGHTS RESERVED	BRANCH	EVT
	PAGE	11 OF 200
	SHEET	11 OF 131



PAGE TITLE		
PCH RTC/CLK/ESPI/PM		
 Apple Inc.	DRAWING NUMBER	051-02888
	REVISION	1.0.0
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE I NOT TO REPRODUCE OR COPY IT I NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED	BRANCH	EVT
	PAGE	12 OF 200
	SHEET	12 OF 131


BOM_COST_GROUP=CPU & CHIPSET




PART NUMBER	QTY	DESCRIPTION	REFERENCE DES	CRITICAL	BOM OPTION
117S0134	3	RES,MF,5%,1/20W,201,75K	R1330,R1331,R1332		VCCSPI:1V8


PAGE TITLE		
PCH DMI/JTAG/SPI/HDA		
	DRAWING NUMBER	051-02888
	REVISION	1.0.0
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED	BRANCH	EVT
	PAGE	13 OF 200
	SHEET	13 OF 131


BOM_COST_GROUP=CPU & CHIPSET







PAGE TITLE		
PCH PCI-E/USB		
 Apple Inc.	DRAWING NUMBER	051-02888
	REVISION	1.0.0
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE I NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED	BRANCH	EVT
	PAGE	14 OF 200
	SHEET	14 OF 131


BOM_COST_GROUP=CPU & CHIPSET









PART NUMBER	QTY	DESCRIPTION	REFERENCE DES	CRITICAL	BOM OPTION
113S0022	2	RES,MF,1A MAX,00HM,5%,0603	L1701,L1702		

PAGE TITLE			
PCH Decoupling			
 Apple Inc.	DRAWING NUMBER		SIZE
	051-02888		D
	REVISION		
	1.0.0		
NOTICE OF PROPRIETARY PROPERTY:			
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED			
BRANCH		EVT	
PAGE		17 OF 200	
SHEET		17 OF 131	



PAGE TITLE		
Chipset Support 1		
 Apple Inc.	DRAWING NUMBER	051-02888
	REVISION	1.0.0
	BRANCH	EVT
	PAGE	19 OF 200
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		SHEET 19 OF 131

BOM_COST_GROUP=CPU & CHIPSET

D

C

B

A


D

C

B

A

Platform Reset Connections



NC ALIASES 3

12 NC_PCH_CLK32K_RTCX2 NC_PCH_CLK32K_RTCX2

SIGNAL ALIASES

13 PCH_DISPA_BCLK PCH_DISPA_BCLK


13 PCH_DISPA_SDI PCH_DISPA_SDI

13 PCH_DISPA_SDO PCH_DISPA_SDO

118 NC_ITPXDPCLK100MN TRUE NC_ITPXDPCLK100MN

118 NC_ITPXDPCLK100MP TRUE NC_ITPXDPCLK100MP

eSPI Analyzer
Placement study first



PAGE TITLE		
Chipset Support 2		
	DRAWING NUMBER	051-02888
	REVISION	1.0.0
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED	BRANCH	EVT
	PAGE	20 OF 200
	SHEET	20 OF 131

CPU-Based Margining
VRef Dividers


DDR4 VDDQ = 1.2V

MINIMUM Step Size = 0.50% * VDDQ = 6.0mV per step
TYPICAL Step Size = 0.65% * VDDQ = 7.8mV per step
MAXIMUM Step Size = 0.80% * VDDQ = 9.6mV per step


KBL PLATFORM GUIDE Page.102 FOR DDR4 X8 MEMORY DOWN


DDR0_VREF_DQ = Not Used

DDR1_VREF_DQ = Reference For Channel B
DDR1_VREF_CA = Reference For Channel A




BOM_COST_GROUP=DRAM

PAGE TITLE		FORM 3476-12 / 09 2013	
DDR4 VREF Margining			
 Apple Inc.	DRAWING NUMBER		SIZE
	051-02888		D
	REVISION		
NOTICE OF PROPRIETARY PROPERTY:		1.0.0	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		BRANCH	
		EVT	
		PAGE	22 OF 200
		SHEET	21 OF 131




PAGE TITLE		
DDR4 SDRAM Channel A 1		
	DRAWING NUMBER	051-02888
	REVISION	1.0.0
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE I NOT TO REPRODUCE OR COPY IT I NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED	BRANCH	EVT
	PAGE	23 OF 200
	SHEET	22 OF 131




PAGE TITLE		
DDR4 SDRAM Channel A 2		
	DRAWING NUMBER	051-02888
	REVISION	1.0.0
NOTICE OF PROPRIETARY PROPERTY:		
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:		
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		
I NOT TO REPRODUCE OR COPY IT		
I NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART		
I ALL RIGHTS RESERVED		
BRANCH	EVT	
PAGE	24 OF 200	
SHEET	23 OF 131	

BOM_COST_GROUP=DRAM



DDR4 SDRAM Channel B 2

 Apple Inc.

NOTICE OF PROPRIETARY PROPERTY:
THE INFORMATION CONTAINED HEREIN IS THE
PROPRIETARY PROPERTY OF APPLE INC.
THE POSSESSOR AGREES TO THE FOLLOWING:
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE
I NOT TO REPRODUCE OR COPY IT
I NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART
IV ALL RIGHTS RESERVED

DRAWING NUMBER
051-02888

REVISION
1.0.0

BRANCH
EVT

PAGE
26 OF 200

SHEET
25 OF 131

SIZE
D

BOM_COST_GROUP=DRAM

JEDEC 4.20.18 Unbuffered SODIMM Raw Card F spec recommends 36 Ohm term to VTT for CS,CKE,ODT and 36 Ohm for BA,A,RAS,CAS,WE

D

C

B






A

D


C

B


A



PAGE TITLE			
DDR4 Termination			
		DRAWING NUMBER	051-02888
		REVISION	1.0.0
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		BRANCH	EVT
		PAGE	27 OF 200
		SHEET	26 OF 131






SYNCH_MASTER=ADITYA		SYNCH_DATE=03/10/2017	
PAGE TITLE			
USB-C HIGH SPEED 2			
 Apple Inc.		DRAWING NUMBER	051-02888
		SIZE	D
		REVISION	1.0.0
		BRANCH	EVT
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		PAGE	29 OF 200
		SHEET	28 OF 131



PRIMARY ACE USB-C PORT CONTROLLER (UPC)



PIN D6 IS UNDOCUMENTED RESET
CAN GROUND PIN D6 IN PRODUCTION

BOM_COST_GROUP=USB-C

PAGE TITLE			PAGE TITLE		
USB-C PORT CONTROLLER A			USB-C PORT CONTROLLER A		
			DRAWING NUMBER	051-02888	SIZE
			REVISION	1.0.0	D
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE I NOT TO REPRODUCE OR COPY IT I NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART I ALL RIGHTS RESERVED			BRANCH	EVT	
			PAGE	31 OF 200	
			SHEET	30 OF 131	


D





C

B

A

SYNCH_MASTER=01PENG		SYNCH_DATE=05/26/2017	
PAGE TITLE			
USB-C PORT CONTROLLER B			
 Apple Inc.	DRAWING NUMBER		SIZE
	051-02888		D
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		REVISION	
		1.0.0	
		BRANCH	
		EVT	
		PAGE	
		32 OF 200	
		SHEET	
		31 OF 131	





PART NUMBER	QTY	DESCRIPTION	REFERENCE DES	CRITICAL	BOM OPTION
371S00181	4	DIODE, 28NER, 5.6V, 250MW, DFN0201	D3432, D3442, D3452, D3462	CRITICAL	
740S00050	4	FUSE, THERMSTR, PTC, 4700HM, 24V, 60MA, 0603	R3430, R3440, R3450, R3460	CRITICAL	


DESIGN: X1032/MLB_P4BP
LAST CHANGE: Fri Jan 6 16:01:21 2017


PAGE TITLE
USB C X Connector Support


DRAWING NUMBER
051-02888
REVISION
1.0.0
BRANCH
EVT
PAGE
34 OF 200
SHEET
33 OF 131


NOTICE OF PROPRIETARY PROPERTY:
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE
II NOT TO REPRODUCE OR COPY IT
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART
IV ALL RIGHTS RESERVED

BOM_COST_GROUP=USB-C



PAGE TITLE		
TBT 5V REGULATOR		
 Apple Inc.	DRAWING NUMBER	051-02888
	REVISION	1.0.0
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE I NOT TO REPRODUCE OR COPY IT I NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED	BRANCH	EVT
	PAGE	35 OF 200
	SHEET	34 OF 131




PAGE TITLE		
WIFI/BT: MODULE 1		
 Apple Inc.	DRAWING NUMBER	051-02888
	REVISION	1.0.0
	BRANCH	EVT
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE I NOT TO REPRODUCE OR COPY IT I NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		
PAGE	37 OF 200	
SHEET	36 OF 131	


BOM_COST_GROUP=WIRELESS

PART NUMBER	QTY	DESCRIPTION	REFERENCE DES	CRITICAL	BOM OPTION
155S00196	2	FILTER, DIPLEXER, LB/HB, LGA6	U3810, U3830	CRITICAL	RF_TUNING


CORE0 DIPLEXER AND MATCHING NETWORK




CORE1 DIPLEXER AND MATCHING NETWORK




CORE2/Aux DIPLEXER AND MATCHING NETWORK



DEBUG CONNECTOR



ACCELERATION SENSOR






PAGE TITLE		DRAWING NUMBER		SIZE
AP & BT Conn		051-02888		D
REVISION		1.0.0		
BRANCH		EVT		
PAGE		38 OF 200		
SHEET		37 OF 131		


NOTICE OF PROPRIETARY PROPERTY:
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE
I NOT TO REPRODUCE OR COPY IT
I NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART
I ALL RIGHTS RESERVED



BOM_COST_GROUP=WIRELESS

Note 1) IPU represents SW configured state, not HW default





BOM_COST_GROUP=SOC

SYNC_MASTER=SILO			SYNC_DATE=05/26/2017		
PAGE TITLE					
SoC GPIO/SEP/USB/DDR/Test					
 Apple Inc.			DRAWING NUMBER		SIZE
			051-02888		D
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE I NOT TO REPRODUCE OR COPY IT I NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED			REVISION		
			1.0.0		
			BRANCH		
			EVT		
			PAGE		
39 OF 200					
SHEET			38 OF 131		




BOM_COST_GROUP=SOC



SYNC_MASTER=STIU		SYNC_DATE=03/15/2017			
PAGE TITLE					
 Apple Inc.		SoC PCIE			
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		DRAWING NUMBER	051-02888	SIZE	D
		REVISION		1.0.0	
		BRANCH		EVT	
		PAGE		42 OF 200	
		SHEET		41 OF 131	

BOM_COST_GROUP=SOC



D

C

B

A


D


C


B

A


Current estimates @ 105C & 2GB from Gibraltar Power Specification Rev 0.5.3







SYNC MASTER:H9M and PMIC		SYNC DATE:03/02/2017	
PAGE TITLE			
SoC Ground			
 Apple Inc.	DRAWING NUMBER		SIZE
	051-02888		D
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		REVISION	
		1.0.0	
		BRANCH	
		EVT	
		PAGE	
		46 OF 200	
		SHEET	
		45 OF 131	


BOM_COST_GROUP=SOC







STOCKHOLM 2017



PART NUMBER	QTY	DESCRIPTION	REFERENCE DES	CRITICAL	BOM OPTION
998-11132	1	IC, RTM4, ES2.1, PN80V, DEV, UFLGA64	U5005	CRITICAL	SE:DEV_2017
338S00253	1	IC, RTM4, ES2.1, PN80V, PRD, UFLGA64	U5005	CRITICAL	SE:PROD_2017

PP1V8 G3S										49	116
R5001	100K	1		2	5%	1/20W	MF	201	UART SE R2D	40	49
R5002	100K	1		2	5%	1/20W	MF	201	UART SE D2R	40	49
R5003	100K	1		2	5%	1/20W	MF	201	UART SE R2D RTS L	40	49
R5004	100K	1		2	5%	1/20W	MF	201	UART SE D2R CTS L	40	49
R5000	100K	1		2	5%	1/20W	MF	201	SE CTLR FW DWLD	38	49
R5006	100K	1		2	5%	1/20W	MF	201	SE DEV WAKE	38	49

BOM_COST_GROUP=T151

Secure Element

NOTICE OF PROPRIETARY PROPERTY:
THE INFORMATION CONTAINED HEREIN IS THE
PROPRIETARY PROPERTY OF APPLE INC.
THE POSSESSOR AGREES TO THE FOLLOWING:
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE
I NOT TO REPRODUCE OR COPY IT
I NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART
I ALL RIGHTS RESERVED

DRAWING NUMBER
051-02888

REVISION
1.0.0

BRANCH
EVT

PAGE
50 OF 200

SHEET
49 OF 131

SYNC_MASTER=SLIU

SYNC_DATE=05/05/2017

T208 Support

D

C

B


A

D


C









B

A




BOM_COST_GROUP=T151

PAGE TITLE		
DFR & T208 Support		
 Apple Inc.	DRAWING NUMBER	051-02888
	REVISION	1.0.0
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED	BRANCH	EVT
	PAGE	51 OF 200
	SHEET	50 OF 131



2		1
I2C Device Address		
Device	SMC IF	ADDR. (8b)
ACE XA	I2C0	0X70/1
ACE XB	I2C0	0X7E/F
ACE TA	I2C0	0X40/1
ACE TB	I2C0	0X4E/F
EADC1	I2C1	0X10/1
EADC2	I2C1	0X12/3
Temp. Sensor Left	I2C2	0X98/9
Temp. Sensor Right	I2C2	0X96/7
CPU, MEM, WLAN Thermal	I2C2	0X90/1
GPU Analog Die Thermal	I2C2	0X92/3
GPU Digital Die Thermal	I2C2	0X82/3
TCON	I2C3	0X20-3F
GMUX IOEXP	I2C3	0X44/5
Charger	I2C4	0X12/3
Battery	I2C4	0X16/7
Calpe	I2C4	0XE8/9
Trackpad	I2C5	0X98/9
SSD0	I2C6	0XF2/3
SSD1	I2C6	0XF0/1
SoC IF		
Left Spkr Amp. (U6400)	I2C0	0XD8/9
Left Spkr Amp. (U6450)	I2C0	0XDA/B
Right Spkr Amp. (U6500)	I2C1	0XDC/D
Right Spkr Amp. (U6550)	I2C1	0XDE/F
Audio Codec	I2C2	0X90/1
ALS	I2C3	0X29/A
DFR Display	I2C4	0X98/9
DFR Touch	I2C4	0XA0/1
NC.	I2C5	
NC. Spkr ID1	I2C6_SDA	
Spkr ID0	I2C6_SCL	
ISP IF		
FT Camera	I2C0	0X6C/D
NC.	I2C1	
AOP IF		
NC.	I2C0	
PCH IF		
NC.	PULL-UP	

<div> <div> <div></div> <div> <div></div> <div></div> </div> </div> <div> <div></div> <div></div> </div> </div>		<div> <div></div> <div></div> </div>	
PAGE TITLE			
I2C Connections 2			
 <div>Apple Inc.</div>	DRAWING NUMBER		SIZE
	051-02888		D
	REVISION		
	1.0.0		
NOTICE OF PROPRIETARY PROPERTY:			
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED			
BRANCH		PAGE	
EVT		53 OF 200	
SHEET		52 OF 131	

BOM_COST_GROUP=SMC

DC-IN Voltage Sense (VD0R)



Gain: 0.05322x
Vnominal: 20 V, Range: 23.49 V
SMC ADC: 00
Enables DC-In VSense divider when AC present.
2.2KHz

J680 SENSOR SETTINGS

CHIP	Vref(V)	Vmax	SMC sample Freq.	ADR RC filter
H9M	1.25	1.8	10khz	0.1ms
CALPE	1.5	5	100hz	10ms
EADC	2.5	5	1-2hz (10hz)	100ms


OTHER 5V High Side Current Sense (IO5R)

Gain: 200x, EDP: 1.766 A
Rsense: 0.005 (R5410) or Rsense SHORT
Vsense: 8.83 mV, Range: 3.3 A
CALPE: AMUX_B7




DC-IN Current Sense (ID0R)

DISCharger Gain: 20x, EDP: 4.6 A
Rsense: 0.010 (R7020)
SMC ADC: 01




LEFT SIDE 3.3V High Side Current Sense (IOLR)

Gain: 200x, EDP: 4.82 A
Rsense: 0.003 (R5440) or Rsense SHORT
Vsense: 14.46 mV, Range: 5.5 A
SMC ADC:TBD
CALPE: AMUX_B5




PBUS Voltage Sense (VP0R)

Gain: 0.08513x
Vnominal: 13.1 V, Range: 14.68 V
SMC ADC: 02
Enables PBUS VSense divider when in S0.
div




RIGHT SIDE 3.3V High Side Current Sense (IORR)

Gain: 100x, EDP: 10.6 A
Rsense: 0.003 (R5460) or Rsense SHORT
Vsense: 31.8 mV, Range: 11 A
SMC ADC:TBD
CALPE: AMUX_B6




Discharger BMON Current Sense (IPBR)

Charger Gain: 8X OR 64x, Use 8X, EDP: 25 A
Rsense: 0.005 (R7060)
SMC ADC: 03




CPU High Side Curent Sense (IC0R)

Gain: 100x, EDP: 16.8 A
Rsense: 0.001 (R5400)
Vsense: 16.8 mV, Range: 25 A
SMC ADC: 04
3.3KHz



LCD Backlight Current Sense (IBLR)

Gain: 100x, EDP: 0.87 A
Rsense: 0.025 (R8400)
Vsense: 21.75 mV, Range: 1.32 A
EADC1: CH0




PART NUMBER	QTY	DESCRIPTION	REFERENCE DES	CRITICAL	BOM OPTION
117S0008	3	RES,MTL,FLIM,100K,1/16W,0201,SMD,LF	R5449,R5469,R5419		LOADRC:NO

PAGE TITLE			
Power Sensors High Side			
		DRAWING NUMBER	051-02888
		REVISION	1.0.0
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE I NOT TO REPRODUCE OR COPY IT I NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		BRANCH	EVT
		PAGE	54 OF 200
		SHEET	53 OF 131

BOM_COST_GROUP=SENSORS


PCH 1.0V Current Sense (IS1C)

Gain: 200x, EDP: 4.7 A
Rsense: 0.001 (R5560) or XWTBD
Vsense: 14.1 mV, Range: 5.5 A
EADC2:CH1




DDR4 1.2V Current Sense (IM0C)

Gain: 100x, EDP: 11 A
Rsense: 0.002 (R7718) or XWTBD
Vsense: 22.2 mV, Range: 16.5 A
CALPE: AMUX_A7




CPUDDR 1.2V Curent Sense (IMCC)

Gain: 200x, EDP: 2.8 A
Rsense: 0.005 (R5510)
Vsense: 14 mV, Range: 3 A
CALPE: AMUX_A6




2.5V Current Sense (IM1C)

Gain: 200x, EDP: 2.24 A
Rsense: 0.005 (R7724) or Rsense SHORT
Vsense: 11.2 mV, Range: 3.3 A
EADC2: CH0




CPU Core Curent Sense (ICAC)

Gain: 89.48x, EDP: 128 A
Rsense: 3x of 0.00075
R7210,R7220,R7230),Rsum: 0.00025
Vsense:16.75 mV, Range: 134.11 A
CALPE AMUX: A0




WLANBT 3V3 Current Sense (IAPC)

Gain: 200x, EDP: 1.5 A
Rsense: 0.005 (R5530) or Rsense SHORT
Vsense: 7.5 mV, Range: 1.72 A
SMC: ADC 06




WLANBT 1V8 Current Sense (IA8C)

Gain: 200x, EDP: 0.1 A
Rsense: 0.05 (R5520) or Rsense SHORT
Vsense: 5 mV, Range: 0.3 A
CALPE: AMUX_A5




PART NUMBER	QTY	DESCRIPTION	REFERENCE DES	CRITICAL	BOM OPTION
117S0008	5	RBS,MTL,FLIM,100K,1/16W,0201,SMD,LP	R5576,R5519,R5549,C5539,R5529		LOADRC:NO

PAGE TITLE		
Power Sensors Load Side		
Apple Inc.	DRAWING NUMBER	051-02888
	REVISION	1.0.0
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE I NOT TO REPRODUCE OR COPY IT I NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED	BRANCH	EVT
	PAGE	55 OF 200
	SHEET	54 OF 131




Thunderbolt TBT RIGHT Current Sense (IURC)

Gain: 200x, EDP: 0.6 A
Rsense: 0.025 (R5720) or Rsense SHORT
Vsense: 15 mV, Range: 0.66 A
EADC2: CH2






Thunderbolt TBT LEFT Current Sense (IULC)

Gain: 200x, EDP: 0.6 A
Rsense: 0.025 (R5730) or Rsense SHORT
Vsense: 15 mV, Range: 0.66 A
EADC1: CH7




Calpe 3V3 Current Sense (ISLC)

Gain: 200x, EDP: 8 A
RSENSE: 0.001 (R5750)
Vsense: 8 mV, Range: 15 A
SMC ADC: 07




CPU GT Current Sense (ICTC)

Gain: 240.78x, EDP: 32 A
Rsense: 2x of 0.00075 (R7410, R7420), Rsum: 0.000375
Vsense: 12 mV, Range: 36.55 A
EADC1: CH3




CPU SA Current Sense (ICSC)

Gain: 100x, EDP: 11.1 A
Rsense: 0.002 (R7370)
Vsense: 22.2 mV, Range: 16.5 A
EADC1: CH5



CPU VCCIO Current Sense (ICIC)

Gain: 100x, EDP: 6.4 A
Rsense: 0.003 (R8102)
Vsense: 19.2 mV, Range: 11 A
EADC1: CH2




Power Sensors Extended 2










Apple Inc.

NOTICE OF PROPRIETARY PROPERTY:
THE INFORMATION CONTAINED HEREIN IS THE
PROPRIETARY PROPERTY OF APPLE INC.
THE POSSESSOR AGREES TO THE FOLLOWING:
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE
I NOT TO REPRODUCE OR COPY IT
I NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART
I ALL RIGHTS RESERVED




DRAWING NUMBER
051-02888
REVISION
1.0.0
BRANCH
EVT
PAGE
57 OF 200
SHEET
56 OF 131

BOM_COST_GROUP=SENSORS






GPU SENSORS






PART NUMBER	QTY	DESCRIPTION	REFERENCE DES	CRITICAL	BOM OPTION
117S0008	1	RES,MTL FLIM,100K,1/16W,0201,SMD,LF	R5969		LOADRC:NO

PAGE TITLE		
Power Sensor Extended 3		
 Apple Inc.	DRAWING NUMBER 051-02888	SIZE D
	REVISION 1.0.0	
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED	BRANCH EVT	
	PAGE 59 OF 200	
	SHEET 58 OF 131	

BOM_COST_GROUP=SENSORS

FAN CONNECTOR



H9M SMC ADC Assignments

53	IN	MAKE_BASE=TRUE SMC DCIN VSENSE	=	SMC DCIN VSENSE	59
53	IN	MAKE_BASE=TRUE SMC DCIN ISENSE	=	SMC DCIN ISENSE	59
53	IN	MAKE_BASE=TRUE SMC PBUS VSENSE	=	SMC PBUS VSENSE	59
53	IN	MAKE_BASE=TRUE SMC BMON ISENSE	=	SMC BMON ISENSE	59
53	IN	MAKE_BASE=TRUE SMC CPU HI ISENSE	=	SMC CPU HI ISENSE	59
58	IN	MAKE_BASE=TRUE SMC GPU HS ISENSE	=	SMC GPU HS ISENSE	59
54	IN	MAKE_BASE=TRUE SMC P3V3 WLAN ISENSE	=	SMC_P3V3_WLAN ISENSE	59
56	IN	MAKE_BASE=TRUE SMC P3V3 CAPLE ISENSE	=	SMC P3V3 CAPLE ISENSE	59

CALPE AMUX Assignments


77	OUT	PMU CPU ISENSE	=	MAKE_BASE=TRUE PMU CPU ISENSE	54
77	OUT	PMU CPU VSENSE	=	MAKE_BASE=TRUE PMU CPU VSENSE	58 121
77	OUT	PMU GPU CORE ISENSE	=	MAKE_BASE=TRUE PMU GPU CORE ISENSE	54
77	OUT	PMU GPU CORE VSENSE	=	MAKE_BASE=TRUE PMU GPU CORE VSENSE	58 121
77	OUT	PMU GPU FB ISENSE	=	MAKE_BASE=TRUE PMU GPU FB ISENSE	58
77	OUT	PMU P1V8 WLAN ISENSE	=	MAKE_BASE=TRUE PMU P1V8 WLAN ISENSE	54
77	OUT	PMU CPUDDR ISENSE	=	MAKE_BASE=TRUE PMU CPUDDR ISENSE	54
77	OUT	PMU DDRIV2 ISENSE	=	MAKE_BASE=TRUE PMU DDRIV2 ISENSE	54

77	OUT	PMU_PBUS_BMON_DIS_ISENSE	=	MAKE_BASE=TRUE PMU PBUS BMON DIS ISENSE	55
77	OUT	PMU_PBUS_MAIN_SSD0_ISENSE	=	MAKE_BASE=TRUE PMU PBUS MAIN SSD0 ISENSE	55
77	OUT	PMU_PBUS_MAIN_SSD1_ISENSE	=	MAKE_BASE=TRUE PMU PBUS MAIN SSD1 ISENSE	55
77	OUT	PMU_P3V3_G3W_SSD0_ISENSE	=	MAKE_BASE=TRUE PMU P3V3 G3W SSD0 ISENSE	55
77	OUT	PMU_P3V3_G3W_SSD1_ISENSE	=	MAKE_BASE=TRUE PMU P3V3 G3W SSD1 ISENSE	55
77	OUT	PMU_3V3_X_HI_ISENSE	=	MAKE_BASE=TRUE PMU_3V3_X_HI ISENSE	53
77	OUT	PMU_3V3_T_HI_ISENSE	=	MAKE_BASE=TRUE PMU_3V3_T_HI ISENSE	53
77	OUT	PMU_OTHER5V_HI_ISENSE	=	MAKE_BASE=TRUE PMU_OTHER5V_HI ISENSE	53


BOM_COST_GROUP=FAN

PAGE TITLE		
Fans/SMC/AMUX Support		
	DRAWING NUMBER	051-02888
	REVISION	1.0.0
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED	BRANCH	EVT
	PAGE	60 OF 200
	SHEET	59 OF 131

8		7		6		5		4		3		2		1			
D																D	
C																C	
B																B	
A																A	
8		7		6		5		4		3		2		1			


DESIGN: X502/DEV_MLB_U		
LAST CHANGE: Wed Feb 18 17:12:24 2015		
PAGE TITLE		
Audio Placeholder		
 Apple Inc.	DRAWING NUMBER	051-02888
	REVISION	1.0.0
	BRANCH	EVT
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED	PAGE	62 OF 200
	SHEET	60 OF 131

BOM_COST_GROUP=AUDIO

DESIGN: X502/DEV_MLB_U		
LAST CHANGE: Wed Feb 18 17:12:24 2015		
<small>FILE: 000000-01-02.mxl DATE: 2015-02-18 17:12</small>		
PAGE TITLE		
Audio Placeholder		
 Apple Inc.	DRAWING NUMBER	051-02888
	REVISION	1.0.0
NOTICE OF PROPRIETARY PROPERTY: <small>THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED</small>	BRANCH	EVT
	PAGE	62 OF 200
	SHEET	60 OF 131

BOM_COST_GROUP=AUDIO

AUDIO JACK CODEC I2C ADDRESS		
AD1	AD0	ADDRESS
GND	GND	0x48 <--
GND	1.8V	0x49
1.8V	GND	0x4A
1.8V	1.8V	0x4B



DESIGN: X502/DEV_MLB_U		
LAST CHANGE: Wed Feb 18 17:31:01 2015		
PAGE TITLE		
Audio Jack Codec		
	DRAWING NUMBER	051-02888
	REVISION	1.0.0
	BRANCH	EVT
	PAGE	63 OF 200
NOTICE OF PROPRIETARY PROPERTY:		SHEET
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:		61 OF 131
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		
I NOT TO REPRODUCE OR COPY IT		
I NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART		
I ALL RIGHTS RESERVED		


BOM_COST_GROUP=AUDIO

2X MONO SPEAKER LEFT AMPLIFIERS


APN: 353S01252

GAIN: 0DBFS = xxVRMS


MAX CURRENT = 15mA PER AMPLIFIER




MAX CURRENT = 15mA PER AMPLIFIER



LEFT BULK CAPACITANCE



MAX CURRENT = 2A PER AMPLIFIER




LEFT WOOFER

LEFT TWEETER

I2C ADDRESS		
MODE PIN	7-BIT	CHANNEL
GND	0x31	L TW
470 to GND	0x32	L WF
470 to IOVDD	0x33	R TW
2k2 to GND	0x34	R WF
2k2 to IOVDD	0x35	
10k to GND	0x36	
10k to IOVDD	0x37	
47k to IOVDD	0x38	


BOM_COST_GROUP=AUDIO

SYNC_MASTER=TROY			SYNC_DATE=12/11/2017		
PAGE TITLE					
Audio Left Amplifiers					
 Apple Inc.			DRAWING NUMBER		SIZE
			051-02888		D
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE I NOT TO REPRODUCE OR COPY IT I NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART I ALL RIGHTS RESERVED			REVISION		
			1.0.0		
			BRANCH		
			EVT		
			PAGE		
64 OF 200					
SHEET			62 OF 131		



2X MONO SPEAKER RIGHT AMPLIFIERS

APN: 353S01252
GAIN: 0DBFS = xxVRMS


MAX CURRENT = 15mA PER AMPLIFIER




MAX CURRENT = 2A PER AMPLIFIER





MAX CURRENT = 15mA PER AMPLIFIER



MAX CURRENT = 2A PER AMPLIFIER



RIGHT WOOFER




I2C ADDRESS		
MODE PIN	7-BIT	CHANNEL
GND	0x31	L TW
470 to GND	0x32	L WF
470 to IOVDD	0x33	R TW
2k2 to GND	0x34	R WF
2k2 to IOVDD	0x35	
10k to GND	0x36	
10k to IOVDD	0x37	
47k to IOVDD	0x38	

BOM_COST_GROUP=AUDIO

Audio Right Amplifiers


NOTICE OF PROPRIETARY PROPERTY:
THE INFORMATION CONTAINED HEREIN IS THE
PROPRIETARY PROPERTY OF APPLE INC.
THE POSSESSOR AGREES TO THE FOLLOWING:
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE
I NOT TO REPRODUCE OR COPY IT
I NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART
IV ALL RIGHTS RESERVED


DRAWING NUMBER 051-02888	SIZE D
REVISION 1.0.0	BRANCH EVT
PAGE 65 OF 200	SHEET 63 OF 131



Digital Mic Flex Connector


Audio Jack Flex Connector

DESIGN: X502/DEV_MLB_U		
LAST CHANGE: Wed Feb 18 17:12:24 2015		
PAGE TITLE		
Audio Flex Connectors		
 Apple Inc.	DRAWING NUMBER	051-02888
	REVISION	1.0.0
	BRANCH	EVT
	PAGE	66 OF 200
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE I NOT TO REPRODUCE OR COPY IT I NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART I ALL RIGHTS RESERVED		SHEET 64 OF 131




SYMC_PARTNBR=1132


SYMC_DATE=09/23/2017

PAGE TITLE			
Keyboard & Trackpad 1			
 Apple Inc.	DRAWING NUMBER	051-02888	SIZE
	REVISION	1.0.0	
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED	BRANCH	EVT	
	PAGE	67 OF 200	
	SHEET	65 OF 131	

BOM_COST_GROUP=KEYBOARD


Trackpad Level Shifting



SYNC_MASTER=j132		SYNC_DATE=03/23/2017	
PAGE TITLE			
Keyboard & Trackpad 2			
 Apple Inc.	DRAWING NUMBER		SIZE
	051-02888		D
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED	REVISION		
	1.0.0		
	BRANCH		
	EVT		
	PAGE		
68 OF 200			
SHEET			
66 OF 131			

BOM_COST_GROUP=KEYBOARD


J80 Battery Hotbar Flex Pads 998-03902
Flex Pad TO MLB 998-03780.



BMU POWER FLEX HOTBAR'd TO THE MLB:



PART NUMBER	QTY	DESCRIPTION	REFERENCE DES	CRITICAL	BOM OPTION
632-00862	1	PCBA, FLEX, BMU PWR, X363	J6950	CRITICAL	

APN:518S0818




SMC Reset Circuit


Right Shift & Left Option Control
followed by ON OFF button press.



BOM_COST_GROUP=PLATFORM POWER

PAGE TITLE		
VR 3.3V G3H & Battery Conn		
	DRAWING NUMBER	051-02888
	REVISION	1.0.0
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE I NOT TO REPRODUCE OR COPY IT I NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART I ALL RIGHTS RESERVED		
BRANCH		EVT
PAGE		69 OF 200
SHEET		67 OF 131





Vout = 0.55 - 1.5V
ICCMAX = 128A
F = 750kHz

PART NUMBER	QTY	DESCRIPTION	REFERENCE DES	CRITICAL	BOM OPTION
353S00519	3	IC, SiC635, DRMOS, IMVP-8, 40A, PQFN31, 5x5	U7210, U7220, U7230	CRITICAL	



PAGE TITLE		IMVP VCC Block	
Apple Inc.		DRAWING NUMBER	051-02888
NOTICE OF PROPRIETARY PROPERTY:		REVISION	1.0.0
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:		BRANCH	EVT
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE I NOT TO REPRODUCE OR COPY IT		PAGE	72 OF 200
I/ NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART I/ ALL RIGHTS RESERVED		SHEET	70 OF 131


BOM_COST_GROUP=CPU & CHIPSET


PART NUMBER	QTY	DESCRIPTION	REFERENCE DES	CRITICAL	BOM OPTION
353S00525	2	IC,SIC635,DRMOS,IMVP-8,40A,PQFN31,5X5	U7410,U7420	CRITICAL	


<


BOM_COST_GROUP=CPU & CHIPSET



PAGE TITLE			
Power - 5V 3.3V Supply			
 Apple Inc.	DRAWING NUMBER		SIZE
	051-02888		D
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: 1 TO MAINTAIN THIS DOCUMENT IN CONFIDENCE 2 NOT TO REPRODUCE OR COPY IT 3 NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART 4 ALL RIGHTS RESERVED	REVISION		
	1.0.0		
	BRANCH		
	EVT		
	PAGE		
	76 OF 200		
	SHEET		
	73 OF 131		



PAGE TITLE		
VR 2.5V & 1.1/1.2V/VTT		
 Apple Inc.	DRAWING NUMBER	051-02888
	REVISION	1.0.0
	BRANCH	EVT
	PAGE	77 OF 200
NOTICE OF PROPRIETARY PROPERTY:		SHEET
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:		74 OF 131
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		
I NOT TO REPRODUCE OR COPY IT		
I NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART		
I ALL RIGHTS RESERVED		



Note : Design based on Calpe ERS - D2449-A0-110-00_0v3.pdf (Radar# 24696002)
System Block Diagram - T290 Power System Architecture .v9
Optimize componentS for individual projects based on EDP(A)

CRITICAL
OMIT_TABLE

U7800
CALPE-PMU
BGA
SYM 2 OF 4
338S00267-A0

PLACE_NEAR=U7800.R1:5MM
PLACE_NEAR=U7800.L1:5MM
PLACE_NEAR=U7800.G1:5MM
PLACE_NEAR=U7800.A7:5MM

PLACE_NEAR=U7800.A11:5MM
PLACE_NEAR=U7800.B18:5MM
PLACE_NEAR=U7800.K18:5MM
PLACE_NEAR=U7800.F18:5MM

Note : All Bucks are default Local Sense
Buck 0,2, and 8 have option for Remote Sense for Future Use.

PPVCCPRIMCORE_PRIM_REG
Vout = 1.05V
Iout_Max = 6A
F = 3MHz


CRITICAL L7821
0.47UH-20%-4.8A-0.0340HM
CRITICAL L7822
0.47UH-20%-4.8A-0.0340HM
NOSTUFF R7820
PLACE_NEAR=L7822:1.5MM
R7821
PPVCCPRIM_FETIN

C7899 C7898 C7877 C7878 C7879 C7880 C7881
C7882 C7883 C7884 C7885 C7886


NC X N16 BUCK9_LX0
NC X N17
NC X N18
NC X P14 BUCK9_RTP
N14 BUCK9_RTN
NC X R16 BUCK10_LX0
NC X R17
NC X R18
NC X R14 BUCK10_FB


Supplied Current		
BUCK3_SW1	T8	PP1V8_AWAKE 0.3A
BUCK3_SW2	T11	PP1V8_SLPS2R_PMIUDDGPITO 0.3A
BUCK3_SW3	V11	PP1V8_S5 1.0A
BUCK3_SW4	V8	NC_PP1V8_S3 1.0A
BUCK3_SW5	R8	NC_PP1V8_S0 0.5A
BUCK4_SW1	P6 X	NC 0.5A
BUCK6_SW1	R6 X	NC 0.3A
BUCK8_SW1	P13 X	NC 0.3A
BUCK8_SW2	R13	PP1V05_S3 0.3A

ent


PAGE TITLE		
PMIC BUCKS AND SWs		
 Apple Inc.	DRAWING NUMBER	051-02888
	REVISION	1.0.0
	BRANCH	EVT
	PAGE	78 OF 200
	SHEET	75 OF 131
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		

BOM_COST_GROUP=SOC







3.3V G3 Standby Switch X




3.3V G3 Standby Switch T



1.8V G3 Standby Switch




1.1V S0SW VCCPLL_OC Switch




VCCPLL_OC has turn-on requirement of 11uS min and 240uS max from EN to 1.1V


3.3V S0SW TBT X Switch



3.3V S0SW TBT T Switch



3.3V Sensor Switch




Power FETs



NOTICE OF PROPRIETARY PROPERTY:
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE
I NOT TO REPRODUCE OR COPY IT
I NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART
IV ALL RIGHTS RESERVED

DRAWING NUMBER 051-02888
REVISION 1.0.0
BRANCH EVT
PAGE 82 OF 200
SHEET 79 OF 131


BOM_COST_GROUP=PLATFORM POWER




NC Aliases

77	NC_PVCCEPIOEDRAM_P2V7NAND_PGOOD	==	MAKE_BASE	NO_TEST	NC_PVCCEPIOEDRAM_P2V7NAND_PGOOD
77	NC_PEARL_P2V7NAND_EN	==	MAKE_BASE	NO_TEST	NC_PEARL_P2V7NAND_EN
77	NC_NAND_DISCHARGE_HDD_PWR_EN	==	MAKE_BASE	NO_TEST	NC_NAND_DISCHARGE_HDD_PWR_EN
77	NC_NAND_RESET_L_SD_PWR_EN	==	MAKE_BASE	NO_TEST	NC_NAND_RESET_L_SD_PWR_EN
77	NC_NAND_WP_L_ENET_PWR_EN	==	MAKE_BASE	NO_TEST	NC_NAND_WP_L_ENET_PWR_EN
77	NC_P3V3G3W_PGOOD	==	MAKE_BASE	NO_TEST	NC_P3V3G3W_PGOOD
77	NC_P3V3G3W_EN	==	MAKE_BASE	NO_TEST	NC_P3V3G3W_EN


Alternate Feedback Sesne



	NC_CHGR_AUX_OK	NO_TEST=1	==	MAKE_BASE	NC_CHGR_AUX_OK	68
119 118	PM_PWRBTN_L	MAKE_BASE	==	MAKE_BASE	PM_PWRBTN_L	12
119 77	CPUIVR_PGOOD	MAKE_BASE	==	MAKE_BASE	CPUIVR_PGOOD	69
46 8	CPUIV_VCCST_PWRGD	MAKE_BASE	==	MAKE_BASE	CPUIV_VCCST_PWRGD	69
	NC_PMU_CLK32K	NO_TEST=1	==	MAKE_BASE	NC_PMU_CLK32K	77
	NC_PMU_AMUX_BY	MAKE_BASE	==	MAKE_BASE	NC_PMU_AMUX_BY	77
	NC_PMU_AMUX_AY	MAKE_BASE	==	MAKE_BASE	NC_PMU_AMUX_AY	77









PAGE TITLE		
SOC/PMIC Aliases		
	DRAWING NUMBER	051-02888
	REVISION	1.0.0
NOTICE OF PROPRIETARY PROPERTY:		BRANCH
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:		EVT
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		PAGE
I NOT TO REPRODUCE OR COPY IT		83 OF 200
I NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART		SHEET
I ALL RIGHTS RESERVED		80 OF 131



LCD PANEL INTERFACE (eDP) + Camera (MIPI)


MIPIC FILTERING



PAGE TITLE			
 Apple Inc.		DRAWING NUMBER	
		051-02888	SIZE D
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		REVISION	
		1.0.0	
		BRANCH	
		EVT	
		PAGE	
		85 OF 200	
		SHEET	
		82 OF 131	

BOM_COST_GROUP=DISPLAY

S4E0




PAGE TITLE		SSD0 S4E 0	
DRAWING NUMBER		051-02888	SIZE
REVISION		1.0.0	D
BRANCH		EVT	
PAGE		86 OF 200	
SHEET		83 OF 131	

NOTICE OF PROPRIETARY PROPERTY:
THE INFORMATION CONTAINED HEREIN IS THE
PROPRIETARY PROPERTY OF APPLE INC.
THE POSSESSOR AGREES TO THE FOLLOWING:
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE
II NOT TO REPRODUCE OR COPY IT
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART
IV ALL RIGHTS RESERVED

BOM_COST_GROUP=SDD

S4E1



D

D

C

C


B

B


A

A


S4E VDD




VCC CAP







S4E VDDIO




BOM_COST_GROUP=SSD


SYNC_MASTER=j137_gs5_redhead		SYNC_DATE=01/26/2017	
PAGE TITLE			
SSD0 S4E 1			
 Apple Inc.	DRAWING NUMBER		SIZE
	051-02888		D
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED	REVISION		
	1.0.0		
	BRANCH		
	EVT		
	PAGE	87 OF 200	
	SHEET	84 OF 131	

S4E2




SYNOPSIS: MASTER=J13 / g55_redhead		SYNOPSIS: DATE=01/26/2017	
PAGE TITLE			
SSD0 S4E 2			
 Apple Inc.		DRAWING NUMBER	051-02888
		REVISION	1.0.0
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR CITE IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		BRANCH	EVT
		PAGE	88 OF 200
		SHEET	85 OF 131


S4E3




S4E VDD




S4E VDDIO




VCC CAP



BOM_COST_GROUP=SDD

SYNC_MASTER=j137_gs5_redhead		SYNC_DATE=01/26/2017	
PAGE TITLE			
SSD0 S4E 3			
 Apple Inc.		DRAWING NUMBER	
		051-02888	
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		SIZE	
		D	
		REVISION	
		1.0.0	
		BRANCH	
		EVT	
		PAGE	
		89 OF 200	
		SHEET	
		86 OF 131	




PART#	QTY	DESCRIPTION	REFERENCE DESIGNATOR(S)	CRITICAL	BOM OPTION
11850738	1	RES, THICKFILM, 200KOHM, 0.14, 1/20W, 0201	R9081	CRITICAL	SSD0_NAND_VCC: 2.7V
103900049	1	RES, THICKFILM, 221KOHM, 0.14, 1/20W, 0201	R9081	CRITICAL	SSD0_NAND_VCC: 2.5V

R2081:200K->2.7V, 221K->2.519V NAND VCC

OCARINA I2C BASE ADDRESS
STG0: F2
STG1: F0

PLACE C2000-C2002 NEAR OCARINA PINS E7/E8
PLACE C2003-C2005 NEAR OCARINA PINS A7/A8
PLACE C2006 NEAR OCARINA PIN B4

SYNC_MASTER=j137_gs5_Fedhead		SYNC_DATE=01/26/2017	
PAGE TITLE			
SSD0 PMIC & VR			
 Apple Inc.	DRAWING NUMBER		SIZE
	051-02888		D
	REVISION		
	1.0.0		
	BRANCH		
		EVT	
		PAGE	
		90 OF 200	
		SHEET	
		87 OF 131	

BOM_COST_GROUP=SDD

D






C




A

BOM_COST_GROUP=SDD




S4E1




BOM_COST_GROUP=SDD



SYNC_MASTER=j137_gs5_redhead		SYNC_DATE=01/26/2017	
PAGE TITLE			
SSD1 S4E 1			
 Apple Inc.		DRAWING NUMBER	SIZE
		051-02888	D
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		REVISION	
		1.0.0	
		BRANCH	
		EVT	
		PAGE	
		92 OF 200	
		SHEET	
		89 OF 131	


S4E2





SYNC_MASTER=j137_gs5_redhead		SYNC_DATE=01/26/2017	
PAGE TITLE			
SSD1 S4E 2			
 Apple Inc.		DRAWING NUMBER	SIZE
		051-02888	D
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		REVISION	
		1.0.0	
		BRANCH	
		EVT	
		PAGE	
		93 OF 200	
		SHEET	
		90 OF 131	

S4E3







PAGE TITLE		SSD1 S4E 3	
 Apple Inc.	DRAWING NUMBER	051-02888	
	REVISION	1.0.0	SIZE D
NOTICE OF PROPRIETARY PROPERTY:		BRANCH	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE PESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE I NOT TO REPRODUCE OR COPY IT I IN NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED.		EVT	
		PAGE	
		94 OF 200	
		SHEET	
		91 OF 131	







PART NUMBER	QTY	DESCRIPTION	REFERENCE DES	CRITICAL	BOM OPTION
117S0008	1	RES,MTL FLIM,100K,1/16W,0201,SMD,LF	R9961		LOADRC:NO




PAGE NO.		PAGE 0001 OF 0001	
PAGE TITLE			
GPU PCC			
 Apple Inc.	DRAWING NUMBER		SIZE
	051-02888		D
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED	REVISION		
	1.0.0		
	BRANCH		
	EVT		
	PAGE		
	99 OF 200		
	SHEET		
	94 OF 131		


BOM_COST_GROUP=GRAPHICS









PART NUMBER	QTY	DESCRIPTION	REFERENCE DES	CRITICAL	BOM OPTION
376S00174	1	MOSFET, CTRL+SYNC, 25V, 4.1/1.4MO, QFN32, 6x6	QA340	CRITICAL	


PAGE TITLE		VR 1.05V GPU & 1.35V FB	
 Apple Inc.	DRAWING NUMBER	051-02888	SIZE
	REVISION	1.0.0 EVT	D
	BRANCH	103 OF 200	
NOTICE OF PROPRIETARY PROPERTY:		PAGE	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:		SHEET	
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE			
I NOT TO REPRODUCE OR COPY IT			
I NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART			
I ALL RIGHTS RESERVED			

BOM_COST_GROUP=GRAPHICS












PART NUMBER	QTY	DESCRIPTION	REFERENCE DES	CRITICAL	BOM OPTION
376S00174	2	MOSFET, CTRL+SYNC, 25V, 4.1/1.4MΩ, QFN32, 6x6	QA640, QA650	CRITICAL	




PAGE TITLE			
VR GPU Core			
		DRAWING NUMBER	051-02888
		REVISION	1.0.0 EVT
BRANCH		106 OF 200	
		PAGE	
SHEET		101 OF 131	

BOM_COST_GROUP=GRAPHICS


PAGE TITLE		Date: 06/26/2013 10:00:00 AM	
GPU Baffin GPIO/CLK/Straps			
 Apple Inc.	DRAWING NUMBER		SIZE
	051-02888		D
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED	REVISION		
	1.0.0 EVT		
	BRANCH		
	107 OF 200		
		PAGE	
		SHEET	
		102 OF 131	






PART NUMBER	QTY	DESCRIPTION	REFERENCE DES	CRITICAL	BOM OPTION
353S00897	1IC	TPS62130B-S,3A BUCK CNVTRT,QFN16,3X3M	UA900	CRITICAL	

3.3V S0 GPU Switch




5V S0 GPU Switch



GPU Baffin VSS/Misc		
	DRAWING NUMBER	051-02888
	REVISION	1.0.0 EVT
	BRANCH	109 OF 200
	PAGE	
NOTICE OF PROPRIETARY PROPERTY:		SHEET
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:		104 OF 131
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		
I NOT TO REPRODUCE OR COPY IT		
I NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART		
I HAVE RIGHTS RESERVED		

BOM_COST_GROUP=GRAPHICS




DRAWING

LAST_MODIFIED=Fri Jan 26 13:26:51 2018

PAGE TITLE

USB-C HIGH SPEED 1

 Apple Inc.

NOTICE OF PROPRIETARY PROPERTY:
THE INFORMATION CONTAINED HEREIN IS THE
PROPRIETARY PROPERTY OF APPLE INC.
THE POSSESSOR AGREES TO THE FOLLOWING:
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE
I NOT TO REPRODUCE OR COPY IT
I NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART
I ALL RIGHTS RESERVED

DRAWING NUMBER

051-02888

REVISION

1.0.0 EVT

BRANCH


110 OF 200


PAGE

SHEET

105 OF 131

BOM_COST_GROUP=TBT





D



B


A

D


C


B

A


PAGE TITLE			
USB-C PORT CONTROLLER A			
 Apple Inc.	DRAWING NUMBER		SIZE
	051-02888		D
	REVISION		
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED	1.0.0		
	BRANCH		
	EVT		
	PAGE		
	113 OF 200		
	SHEET		
	108 OF 131		


SECONDARY ACE USB-C PORT CONTROLLER (UPC)



PAGE TITLE		
USB-C PORT CONTROLLER B		
 Apple Inc.	DRAWING NUMBER	SIZE
	051-02888	D
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED	REVISION	
	1.0.0	
	BRANCH	
	EVT	
	PAGE	
	114 OF 200	
	SHEET	
	109 OF 131	

BOM COST GROUP=USB-C






PART NUMBER	QTY	DESCRIPTION	REFERENCE DES	CRITICAL	BOM OPTION
371S00181	4	DIODE,ZENER,5.6V,250MW,DFN0201	DB632,DB642,DB652,DB662	CRITICAL	
740S00050	4	FUSE,THRMSTR,PTC,4700HM,24V,60MA,0603	RB630,RB640,RB650,RB660	CRITICAL	

DESIGN: X1032/MLB_P4BP

LAST CHANGE: Fri Jan 6 16:01:21 2017

PAGE TITLE

USBC T Connector Support

 Apple Inc.

DRAWING NUMBER051-02888

SIZED

REVISION1.0.0 EVT

BRANCH116 OF 200

PAGE

SHEET111 OF 131


NOTICE OF PROPRIETARY PROPERTY:
THE INFORMATION CONTAINED HEREIN IS THE
PROPRIETARY PROPERTY OF APPLE INC.
THE POSSESSOR AGREES TO THE FOLLOWING:
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE
II NOT TO REPRODUCE OR COPY IT
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART
IV ALL RIGHTS RESERVED

BOM_COST_GROUP=USB-C

8		7		6		5		4		3		2		1				
																D		
																	C	
																		B
8		7		6		5		4		3		2		1				


ITEM_MASTER=0490_copy

0490_MASTER=03/01/2011


PAGE TITLE			GDDR5 VRAM FB 3		
 Apple Inc.		DRAWING NUMBER		SIZE	
		051-02888		D	
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		REVISION		1.0.0 EVT	
		BRANCH		118 OF 200	
		PAGE			
		SHEET		113 OF 131	


BOM_COST_GROUP=GRAPHICS


8		7		6		5		4		3		2		1			
D																D	
C																C	
B																B	
A																A	
8		7		6		5		4		3		2		1			


PAGE TITLE			PAGE NUMBER		
GDDR5 VRAM FB 4			PAGE NUMBER		
 Apple Inc.			DRAWING NUMBER	051-02888	SIZE
			REVISION	1.0.0 EVT	D
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED			BRANCH	119 OF 200	PAGE
			SHEET	114 OF 131	


BOM_COST_GROUP=GRAPHICS



PAGE TITLE		
Power Alias 1		
 Apple Inc.	DRAWING NUMBER	051-02888
	REVISION	1.0.0 EVT
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED	BRANCH	120 OF 200
	PAGE	
	SHEET	115 OF 131



PAGE TITLE		
Power Alias 2		
 Apple Inc.	DRAWING NUMBER	051-02888
	REVISION	1.0.0 EVT
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED	BRANCH	121 OF 200
	PAGE	
	SHEET	116 OF 131



ICT TESTPOINTS , High Speed NO_TEST

H9M SSD NAND

PEG

117	95	IN	PEG_GPU_D2R_N<7..0>	NO_TEST=1
117	95	IN	PEG_GPU_D2R_P<7..0>	NO_TEST=1
117	95	IN	PEG_GPU_R2D_C_N<7..0>	NO_TEST=1
117	95	IN	PEG_GPU_R2D_C_P<7..0>	NO_TEST=1
117	29	IN	PCIE_TBT_X_D2R_P<3..0>	NO_TEST=1
117	29	IN	PCIE_TBT_X_D2R_N<3..0>	NO_TEST=1
117	29	IN	PCIE_TBT_X_R2D_C_P<3..0>	NO_TEST=1
117	29	IN	PCIE_TBT_X_R2D_C_N<3..0>	NO_TEST=1
117	107	IN	PCIE_TBT_T_D2R_P<3..0>	NO_TEST=1
117	107	IN	PCIE_TBT_T_D2R_N<3..0>	NO_TEST=1
107	105	IN	PCIE_TBT_T_D2R_C_P<3..0>	NO_TEST=1
107	105	IN	PCIE_TBT_T_D2R_C_N<3..0>	NO_TEST=1
29	27	IN	PCIE_TBT_X_D2R_C_P<3..0>	NO_TEST=1
29	27	IN	PCIE_TBT_X_D2R_C_N<3..0>	NO_TEST=1
29	27	IN	PCIE_TBT_X_R2D_P<3..0>	NO_TEST=1
29	27	IN	PCIE_TBT_X_R2D_N<3..0>	NO_TEST=1
107	105	IN	PCIE_TBT_T_R2D_P<3..0>	NO_TEST=1
107	105	IN	PCIE_TBT_T_R2D_N<3..0>	NO_TEST=1
117	107	IN	PCIE_TBT_T_R2D_C_P<3..0>	NO_TEST=1
117	107	IN	PCIE_TBT_T_R2D_C_N<3..0>	NO_TEST=1
95	95	IN	PEG_GPU_D2R_C_N<7..0>	NO_TEST=1
95	95	IN	PEG_GPU_D2R_C_P<7..0>	NO_TEST=1
95	95	IN	PEG_GPU_R2D_N<7..0>	NO_TEST=1
95	95	IN	PEG_GPU_R2D_P<7..0>	NO_TEST=1

CPU/PCH CLK

12	6	IN	CPU_CLK24M_NSSC_CLK_N	NO_TEST=1
12	6	IN	CPU_CLK24M_NSSC_CLK_P	NO_TEST=1
12	6	IN	CPU_CLK100M_PCTBCLK_N	NO_TEST=1
12	6	IN	CPU_CLK100M_PCTBCLK_P	NO_TEST=1
12	6	IN	CPU_CLK100M_BCLK_N	NO_TEST=1
12	6	IN	CPU_CLK100M_BCLK_P	NO_TEST=1

20	18	IN	NC_ITPXPDP_CLK100MN	
20	18	IN	NC_ITPXPDP_CLK100MP	

MUX

93	5	IN	DP_INT_IG_ML_N<3..0>	NO_TEST=1
93	5	IN	DP_INT_IG_ML_P<3..0>	NO_TEST=1
93	5	IN	DP_INT_IG_AUX_N	NO_TEST=1
93	5	IN	DP_INT_IG_AUX_P	NO_TEST=1
103	93	IN	DP_INT_EG_ML_N<3..0>	NO_TEST=1
103	93	IN	DP_INT_EG_ML_P<3..0>	NO_TEST=1
103	93	IN	DP_INT_EG_AUX_N	NO_TEST=1
103	93	IN	DP_INT_EG_AUX_P	NO_TEST=1

H9M ESPI

39	20	12	IN	ESPI_IO<0>	NO_TEST=1
39	20	12	IN	ESPI_IO<1>	NO_TEST=1
39	20	12	IN	ESPI_IO<2>	NO_TEST=1
39	20	12	IN	ESPI_IO<3>	NO_TEST=1
39			IN	ESPI_IO_R<0>	NO_TEST=1
39			IN	ESPI_IO_R<1>	NO_TEST=1
118	39		IN	ESPI_IO_R<3>	NO_TEST=1
118	39		IN	ESPI_IO_R<3>	NO_TEST=1

118	29	27	IN	TBT_X_XTAL25M_OUT	NO_TEST=1
-----	----	----	----	-------------------	-----------

29	27	IN	TBT_X_XTAL25M_IN	NO_TEST=1
107	105	IN	TBT_T_XTAL25M_OUT	NO_TEST=1

107	105	IN	TBT_T_XTAL25M_IN	NO_TEST=1
-----	-----	----	------------------	-----------

103	102	IN	GPU_CLK_IN	NO_TEST=1
-----	-----	----	------------	-----------

MEM

26	23	22	7	IN	MEM_A_CLK_P<1..0>	NO_TEST=1
26	23	22	7	IN	MEM_A_CLK_N<1..0>	NO_TEST=1
125	23	22		IN	MEM_A_DQ<63..0>	NO_TEST=1
125	25	24		IN	MEM_B_DQ<63..0>	NO_TEST=1
125	23	22		IN	MEM_A_DQS_P<7..0>	NO_TEST=1
125	23	22		IN	MEM_A_DQS_N<7..0>	NO_TEST=1
125	25	24		IN	MEM_B_DQS_P<7..0>	NO_TEST=1
125	25	24		IN	MEM_B_DQS_N<7..0>	NO_TEST=1

26	25	24	7	IN	MEM_B_CLK_P<1..0>	NO_TEST=1
26	25	24	7	IN	MEM_B_CLK_N<1..0>	NO_TEST=1

WIFI

37			IN	50_0_ANT	NO_TEST=1
37			IN	50_1_ANT	NO_TEST=1
37			IN	50_2_ANT	NO_TEST=1
37			IN	50_0_COM	NO_TEST=1
37			IN	50_1_COM	NO_TEST=1
37			IN	50_2_COM	NO_TEST=1
37			IN	50_A_0_DIPLEXER	NO_TEST=1
37	36		IN	50_A_0_MATCH	NO_TEST=1
37			IN	50_G_0_DIPLEXER	NO_TEST=1
37	36		IN	50_G_0_MATCH	NO_TEST=1
37			IN	50_A_1_DIPLEXER	NO_TEST=1
37	36		IN	50_A_1_MATCH	NO_TEST=1
37			IN	50_G_1_DIPLEXER	NO_TEST=1
37	36		IN	50_G_1_MATCH	NO_TEST=1
37			IN	50_A_2_DIPLEXER	NO_TEST=1
37	36		IN	50_A_2_MATCH	NO_TEST=1
37			IN	50_G_2_DIPLEXER	NO_TEST=1
37	36		IN	50_G_2_MATCH	NO_TEST=1

USB-C T

110	105	IN	USBC_TA_D2R_P<2..1>	NO_TEST=1
110	105	IN	USBC_TA_D2R_N<2..1>	NO_TEST=1
110		IN	USBC_TA_R2D_C_P<2..1>	NO_TEST=1
110		IN	USBC_TA_R2D_C_N<2..1>	NO_TEST=1

110	105	IN	USBC_TB_D2R_P<2..1>	NO_TEST=1
110	105	IN	USBC_TB_D2R_N<2..1>	NO_TEST=1
110		IN	USBC_TB_R2D_C_P<2..1>	NO_TEST=1
110		IN	USBC_TB_R2D_C_N<2..1>	NO_TEST=1

86	85	84	83	IN	PCIE_SSD0_R2D_P<3..0>	NO_TEST=1
86	85	84	83	IN	PCIE_SSD0_R2D_N<3..0>	NO_TEST=1
86	85	84	41	IN	PCIE_SSD0_D2R_P<3..0>	NO_TEST=1
86	85	84	41	IN	PCIE_SSD0_D2R_N<3..0>	NO_TEST=1
86	85	84	41	IN	PCIE_SSD0_R2D_C_P<3..0>	NO_TEST=1
86	85	84	41	IN	PCIE_SSD0_R2D_C_N<3..0>	NO_TEST=1
86	85	84	83	IN	PCIE_SSD0_D2R_C_P<3..0>	NO_TEST=1
86	85	84	83	IN	PCIE_SSD0_D2R_C_N<3..0>	NO_TEST=1

91	90	89	88	IN	PCIE_SSD1_R2D_P<3..0>	NO_TEST=1
91	90	89	88	IN	PCIE_SSD1_R2D_N<3..0>	NO_TEST=1
91	90	89	43	IN	PCIE_SSD1_D2R_P<3..0>	NO_TEST=1
91	90	89	43	IN	PCIE_SSD1_D2R_N<3..0>	NO_TEST=1
91	90	89	41	IN	PCIE_SSD1_R2D_C_P<3..0>	NO_TEST=1
91	90	89	41	IN	PCIE_SSD1_R2D_C_N<3..0>	NO_TEST=1
91	90	89	88	IN	PCIE_SSD1_D2R_C_P<3..0>	NO_TEST=1
91	90	89	88	IN	PCIE_SSD1_D2R_C_N<3..0>	NO_TEST=1

XTAL

118	29	27	IN	TBT_X_XTAL25M_OUT	NO_TEST=1
12			IN	PCH_CLK24M_XTALOUT	NO_TEST=1
77			IN	PMU_XTAL1	NO_TEST=1
77			IN	PMU_XTAL2	NO_TEST=1

PCH/AR

36	14	IN	PCH_PCIE_WLAN_D2R_N	NO_TEST=1
36	14	IN	PCH_PCIE_WLAN_D2R_P	NO_TEST=1
36	14	IN	PCH_PCIE_WLAN_R2D_C_N	NO_TEST=1
36	14	IN	PCH_PCIE_WLAN_R2D_C_P	NO_TEST=1
36		IN	PCH_PCIE_WLAN_D2R_C_P	NO_TEST=1
36		IN	PCH_PCIE_WLAN_D2R_C_N	NO_TEST=1
36		IN	PCH_PCIE_WLAN_R2D_P	NO_TEST=1
36		IN	PCH_PCIE_WLAN_R2D_N	NO_TEST=1

PCH/SOC

47	41	IN	PCIE_SOC_R2D_P<3..0>	NO_TEST=1	
47	41	IN	PCIE_SOC_R2D_N<3..0>	NO_TEST=1	
47	41	IN	PCIE_SOC_D2R_P<3..0>	NO_TEST=1	
47	14	IN	PCIE_SOC_D2R_N<3..0>	NO_TEST=1	
47	14	IN	PCIE_SOC_R2D_C_P<3..0>	NO_TEST=1	
47	14	IN	PCIE_SOC_R2D_C_N<3..0>	NO_TEST=1	
41			IN	PCIE_SOC_D2R_C_P<3..0>	NO_TEST=1
41			IN	PCIE_SOC_D2R_C_N<3..0>	NO_TEST=1

BAFFIN FRAME BUFFER

99	97	IN	FB_A1_CS_L	NO_TEST=1	
99	97	IN	FB_A0_CKE_L	NO_TEST=1	
99	97	IN	FB_A1_CKE_L	NO_TEST=1	
99	97	IN	FB_A0_WE_L	NO_TEST=1	
99	97	IN	FB_A1_WE_L	NO_TEST=1	
100	97	IN	FB_B1_CS_L	NO_TEST=1	
100	97	IN	FB_B0_CKE_L	NO_TEST=1	
100	97	IN	FB_B1_CKE_L	NO_TEST=1	
118	100	97	IN	FB_B0_WE_L	NO_TEST=1
118	100	97	IN	FB_B0_WE_L	NO_TEST=1
100	97	IN	FB_B0_CLK_P	NO_TEST=1	
100	97	IN	FB_B1_CLK_N	NO_TEST=1	
100	97	IN	FB_B1_CLK_P	NO_TEST=1	
100	97	IN	FB_B0_RAS_L	NO_TEST=1	
100	97	IN	FB_B1_RAS_L	NO_TEST=1	
100	97	IN	FB_B0_CAS_L	NO_TEST=1	
100	97	IN	FB_B1_CAS_L	NO_TEST=1	
100	97	IN	FB_B0_CS_L	NO_TEST=1	
99	97	IN	FB_A0_DQ<31..0>	NO_TEST=1	
99	97	IN	FB_A1_DQ<31..0>	NO_TEST=1	
99	97	IN	FB_A0_A<8..0>	NO_TEST=1	
99	97	IN	FB_A1_A<8..0>	NO_TEST=1	
99	97	IN	FB_A0_WCLK_N<1..0>	NO_TEST=1	
99	97	IN	FB_A0_WCLK_P<1..0>	NO_TEST=1	
99	97	IN	FB_A1_WCLK_N<1..0>	NO_TEST=1	
99	97	IN	FB_A1_WCLK_P<1..0>	NO_TEST=1	
99	97	IN	FB_A0_EDC<3..0>	NO_TEST=1	
99	97	IN	FB_A1_EDC<3..0>	NO_TEST=1	
99	97	IN	FB_A0_DBI_L<3..0>	NO_TEST=1	
99	97	IN	FB_A1_DBI_L<3..0>	NO_TEST=1	
99	97	IN	FB_A0_ABT_L	NO_TEST=1	
99	97	IN	FB_A1_ABT_L	NO_TEST=1	
99	97	IN	FB_A0_CLK_N	NO_TEST=1	
99	97	IN	FB_A0_CLK_P	NO_TEST=1	
99	97	IN	FB_A1_CLK_N	NO_TEST=1	
99	97	IN	FB_A1_CLK_P	NO_TEST=1	
99	97	IN	FB_A0_RAS_L	NO_TEST=1	
99	97	IN	FB_A1_RAS_L	NO_TEST=1	
99	97	IN	FB_A0_CAS_L	NO_TEST=1	
99	97	IN	FB_A1_CAS_L	NO_TEST=1	
99	97	IN	FB_A0_CS_L	NO_TEST=1	
100	97	IN	FB_B0_CLK_N	NO_TEST=1	
100	97	IN	FB_B0_DQ<31..0>	NO_TEST=1	
100	97	IN	FB_B1_DQ<31..0>	NO_TEST=1	
100	97	IN	FB_B0_A<8..0>	NO_TEST=1	
100	97	IN	FB_B1_A<8..0>	NO_TEST=1	
100	97	IN	FB_B0_WCLK_N<1..0>	NO_TEST=1	
100	97	IN	FB_B0_WCLK_P<1..0>	NO_TEST=1	
100	97	IN	FB_B1_WCLK_N<1..0>	NO_TEST=1	
100	97	IN	FB_B1_WCLK_P<1..0>	NO_TEST=1	
100	97	IN	FB_B0_EDC<3..0>	NO_TEST=1	
100	97	IN	FB_B1_EDC<3..0>	NO_TEST=1	
100	97	IN	FB_B0_DBI_L<3..0>	NO_TEST=1	
100	97	IN	FB_B1_DBI_L<3..0>	NO_TEST=1	
100	97	IN	FB_B0_ABT_L	NO_TEST=1	
100	97	IN	FB_B1_ABT_L	NO_TEST=1	

USB-C X

32	27	IN	USBC_XB_D2R_N<2..1>	NO_TEST=1
32	27	IN	USBC_XB_D2R_P<2..1>	NO_TEST=1
32	27	IN	USBC_XA_D2R_P<2..1>	NO_TEST=1
32	27	IN	USBC_XB_R2D_C_P<2..1>	NO_TEST=1
32	27	IN	USBC_XA_D2R_N<2..1>	NO_TEST=1
32	27	IN	USBC_XB_R2D_C_N<2..1>	NO_TEST=1
32	27	IN	USBC_XA_R2D_C_P<2..1>	NO_TEST=1
32	27	IN	USBC_XA_R2D_C_N<2..1>	NO_TEST=1

DMI

13	5	IN	DMI_S2N_P<3..0>	NO_TEST=1
13	5	IN	DMI_S2N_N<3..0>	NO_TEST=1
13	5	IN	DMI_N2S_P<3..0>	NO_TEST=1
13	5	IN	DMI_N2S_N<3..0>	NO_TEST=1

DP - CPU/ACE

103	27	IN	DP_X_SNK0_ML_C_N<3..0>	NO_TEST=1
103	27	IN	DP_X_SNK0_ML_C_P<3..0>	NO_TEST=1
27		IN	DP_X_SNK0_ML_N<3..0>	NO_TEST=1
27		IN	DP_X_SNK0_ML_P<3..0>	NO_TEST=1
103	27	IN	DP_X_SNK1_ML_C_N<3..0>	NO_TEST=1
103	27	IN	DP_X_SNK1_ML_C_P<3..0>	NO_TEST=1
27		IN	DP_X_SNK1_ML_N<3..0>	NO_TEST=1
27		IN	DP_X_SNK1_ML_P<3..0>	NO_TEST=1
105	103	IN	DP_T_SNK0_ML_C_N<3..0>	NO_TEST=1
105	103	IN	DP_T_SNK0_ML_C_P<3..0>	NO_TEST=1
105		IN	DP_T_SNK0_ML_N<3..0>	NO_TEST=1
105		IN	DP_T_SNK0_ML_P<3..0>	NO_TEST=1
105	103	IN	DP_T_SNK1_ML_C_N<3..0>	NO_TEST=1
105	103	IN	DP_T_SNK1_ML_C_P<3..0>	NO_TEST=1
105		IN	DP_T_SNK1_ML_N<3..0>	NO_TEST=1
105		IN	DP_T_SNK1_ML_P<3..0>	NO_TEST=1
103	27	IN	DP_X_SNK0_AUXCH_C_P	NO_TEST=1
103	27	IN	DP_X_SNK0_AUXCH_C_N	NO_TEST=1
105	103	IN	DP_T_SNK0_AUXCH_C_P	NO_TEST=1
105	103	IN	DP_T_SNK0_AUXCH_C_N	NO_TEST=1
27		IN	DP_X_SNK0_AUXCH_P	NO_TEST=1
27		IN	DP_X_SNK0_AUXCH_N	NO_TEST=1
105		IN	DP_T_SNK1_AUXCH_P	
105		IN	DP_T_SNK1_AUXCH_N	
103	27	IN	DP_X_SNK1_AUXCH_C_P	NO_TEST=1
103	27	IN	DP_X_SNK1_AUXCH_C_N	NO_TEST=1
105	103	IN	DP_T_SNK1_AUXCH_C_P	NO_TEST=1
105	103	IN	DP_T_SNK1_AUXCH_C_N	NO_TEST=1
27		IN	DP_X_SNK1_AUXCH_P	NO_TEST=1
27		IN	DP_X_SNK1_AUXCH_N	NO_TEST=1
105		IN	DP_T_SNK1_AUXCH_P	
105		IN	DP_T_SNK1_AUXCH_N	

FCT TEST POINTS (TOP SIDE OF MLB)

8

7

6

5

4

3

2

1

DFR/MESA (FCT)

TPC500	A	1 TP-P5			
TPC501	A	1 TP-P5			
TPC502	A	1 TP-P5	MIPI DFR CLK CONN FILT P		50
TPC503	A	1 TP-P5	DFR DISP VSYNC		50
TPC505	A	1 TP-P5	DFR DISP TE		40 50
TPC504	A	1 TP-P5	MIPI DFR CLK CONN FILT N		50
TPC506	A	1 TP-P5			
TPC507	A	1 TP-P5	MIPI DFR DATA CONN FILT P		50
TPC524	A	1 TP-P5	MIPI DFR DATA CONN FILT N		50
TPC510	A	1 TP-P5	DFR DISP RESET L		40 50
TPC516	A	1 TP-P5	PP3V3 G3HSW DFR		50 120
TPC508	A	1 TP-P5	DFR DISP INT		38 50
TPC518	A	1 TP-P5	PP3V3 G3HSW DFR		50 120
TPC511	A	1 TP-P5			
TPC512	A	1 TP-P5			
TPC521	A	1 TP-P5	TP DFR TOUCH PANEL DETECT		50
TPC522	A	1 TP-P5	DFR LID OPEN L		50
TPC515	A	1 TP-P5			
TPC520	A	1 TP-P5			
TPC527	A	1 TP-P5	SPI DFR MISO R		47 50
TPC528	A	1 TP-P5	SPI DFR CS L		40 50
TPC533	A	1 TP-P5	DFR TOUCH INT L		39 50
TPC535	A	1 TP-P5	DFR TOUCH CLK32K RESET L		40 50
TPC534	A	1 TP-P5	I2C DFR SCL R		50 52
TPC536	A	1 TP-P5	I2C DFR SDA R		50 52
TPC538	A	1 TP-P5	DFR TOUCH RESET L		40 50
TPC530	A	1 TP-P5	SPI DFR MOSI		47 50
TPC525	A	1 TP-P5			
TPC526	A	1 TP-P5			
TPC529	A	1 TP-P5	SPI DFR CLK		47 50
TPC539	A	1 TP-P5	TP DFR TOUCH ROM WC		50
TPC540	A	1 TP-P5	PP1V8 SLPS2RSW DFR		50 52 120
TPC542	A	1 TP-P5	PP5V G3S DFR FILT		50
TPC541	A	1 TP-P5	PP1V8 SLPS2RSW DFR		50 52 120
TPC544	A	1 TP-P5	SPI MESA MISO CONN		48
TPC543	A	1 TP-P5	PP1V8 MESA CONN		48
TPC550	A	1 TP-P5	SPI MESA CLK CONN		48
TPC531	A	1 TP-P5			
TPC532	A	1 TP-P5			
TPC546	A	1 TP-P5	MESA INT CONN		48
TPC547	A	1 TP-P5	SPI MESA MOSI CONN		48
TPC548	A	1 TP-P5	MESA BOOST EN CONN		48
TPC552	A	1 TP-P5	PP16V0 MESA CONN		48
TPC537	A	1 TP-P5			
TPC554	A	1 TP-P5	PP3V0 MESA CONN		48 120
TPC554	A	1 TP-P5	PP3V0 MESA CONN		48 120
TPC555	A	1 TP-P5	PP3V0 MESA CONN		48 120
TPC545	A	1 TP-P5			
TPC553	A	1 TP-P5			

TBT/DP

TPC517	A	1 TP-P5	TBT X HDMI DDC DATA		29 95
TPC518	A	1 TP-P5	TBT X HDMI DDC CLK		29 95
TPC519	A	1 TP-P5	TBT T HDMI DDC DATA		95 107
TPC5N0	A	1 TP-P5	TBT T HDMI DDC CLK		95 107

FAN , Keyboard,Trackpad Test Points

TPC556	A	1 TP-P5	GND FAN		65 120
TPC557	A	1 TP-P5	GND FAN		65 120
TPC558	A	1 TP-P5	PP5V G3S FAN CONN		65 120
TPC559	A	1 TP-P5	PP5V G3S FAN CONN		65 120
TPC560	A	1 TP-P5	FAN LT TACH		59 65
TPC561	A	1 TP-P5	FAN RT TACH		59 65
TPC562	A	1 TP-P5	FAN LT PWM		59 65
TPC563	A	1 TP-P5	FAN RT PWM		59 65
TPC564	A	1 TP-P5			
TPC565	A	1 TP-P5			
TPC521	A	1 TP-P5	GND FAN		65 120
TPC522	A	1 TP-P5	GND FAN		65 120
TPC526	A	1 TP-P5	I2C TPAD3V3 SCL		65 66
TPC510	A	1 TP-P5	TPAD KBD WAKE L		47 65 66
TPC566	A	1 TP-P5	I2C TPAD3V3 SDA		65 66
TPC567	A	1 TP-P5	TPAD3V3 ACTUATOR DISABLE L		65 66
TPC568	A	1 TP-P5	I2C KBD SDA		65
TPC569	A	1 TP-P5	TPAD3V3 SPI INT L		65 66
TPC528	A	1 TP-P5	LPD LID OPEN		47 50 65
TPC523	A	1 TP-P5	PP5V G3S		118 119
TPC524	A	1 TP-P5	PP5V G3S		118 119
TPC527	A	1 TP-P5	PMU RSLOC RST R L		65
TPC525	A	1 TP-P5	PP3V3 G3H RTC X		116

TPC571	A	1 TP-P5			
TPC588	A	1 TP-P5	ACT GND		65 120
TPC586	A	1 TP-P5	ACT GND		65 120
TPC579	A	1 TP-P5	KBD BLC GSSOUT		65
TPC578	A	1 TP-P5	TPAD3V3 SPI EN		65 66
TPC585	A	1 TP-P5	PP3V3 G3S T		65 116 120
TPC584	A	1 TP-P5	PP3V3 G3S T		65 116 120
TPC583	A	1 TP-P5	KBD BLC GSLAT		65
TPC582	A	1 TP-P5	PP5V G3S TPAD CONN		65
TPC581	A	1 TP-P5	KBD BLC GSSCK		65
TPC580	A	1 TP-P5	SPI TPAD3V3 CLK		65 66
TPC591	A	1 TP-P5	PPVIN G3H TPAD FUSE		65 120
TPC590	A	1 TP-P5	PPVIN G3H TPAD FUSE		65 120
TPC589	A	1 TP-P5	PPVIN G3H TPAD FUSE		65 120
TPC577	A	1 TP-P5	KBD BLC GSSIN		65
TPC576	A	1 TP-P5	SPI TPAD3V3 MISO		65 66
TPC575	A	1 TP-P5	KBD BLC XBLANK		65
TPC574	A	1 TP-P5	SPI TPAD3V3 CS L		65 66
TPC572	A	1 TP-P5	SPI TPAD3V3 MOSI		65 66
TPC573	A	1 TP-P5	I2C KBD SCL		65
TPC587	A	1 TP-P5			
TPC5M0	A	1 TP-P5	KBD INT L		65

WIRELESS

TPC5H9	A	1 TP-P5	PP3V3 G3S WLAN		116
TPC5I0	A	1 TP-P5	PP1V8 G3S WLANBT VDDIO		116
TPC5L0	A	1 TP-P5	PPVIN_RFLDO_WLANBT		36 122
TPC5L1	A	1 TP-P5	PP1V2 WLANBT		36 122
TPC5L2	A	1 TP-P5	PP1V5 WLANBT		36 122

HALL EFFECT

TPC5I1	A	1 TP-P5	LID OPEN LEFT		47 64
TPC5I2	A	1 TP-P5	LID OPEN RIGHT		47 64

MEMORY

TPC5I3	A	1 TP-P5	PVDDQ_PGOOD		74 77
TPC5I7	A	1 TP-P5	PP1V2_S3_CPUDDR		115

AUDIO

TPC592	A	1 TP-P5	AUD DMIC0 CLK CONN		64
TPC593	A	1 TP-P5	AUD DMIC0 DATA CONN		64
TPC594	A	1 TP-P5	PP1V8 DMIC		64
TPC595	A	1 TP-P5	AUD DMIC1 CLK CONN		64
TPC596	A	1 TP-P5	AUD DMIC1 DATA CONN		64
TPC597	A	1 TP-P5			
TPC5A1	A	1 TP-P5	SPKRCONN LW OUTN		62 120
TPC5B1	A	1 TP-P5	SPKRCONN LW OUTN		62 120
TPC5B4	A	1 TP-P5	SPKRCONN LW OUTN		62 120
TPC5A0	A	1 TP-P5	SPKRCONN LW OUTP		62 120
TPC5G0	A	1 TP-P5	SPKRCONN LW OUTP		62 120
TPC5G1	A	1 TP-P5	SPKRCONN LW OUTP		62 120
TPC598	A	1 TP-P5	SPKRCONN LT OUTN		62 120
TPC5G2	A	1 TP-P5	SPKRCONN LT OUTN		62 120
TPC5M3	A	1 TP-P5	SPKRCONN LT OUTN		62 120
TPC599	A	1 TP-P5	SPKRCONN LT OUTP		62 120
TPC5M4	A	1 TP-P5	SPKRCONN LT OUTP		62 120
TPC5M5	A	1 TP-P5	SPKRCONN LT OUTP		62 120
TPC5A6	A	1 TP-P5	SPKRCONN RW OUTP		63 120
TPC5G6	A	1 TP-P5	SPKRCONN RW OUTP		63 120
TPC5M7	A	1 TP-P5	SPKRCONN RW OUTP		63 120
TPC5Y9	A	1 TP-P5	SPKRCONN RW OUTN		63 120
TPC5G8	A	1 TP-P5	SPKRCONN RW OUTN		63 120
TPC5M9	A	1 TP-P5	SPKRCONN RW OUTN		63 120
TPC5A3	A	1 TP-P5	SPKRCONN RT OUTN		63 120
TPC5L3	A	1 TP-P5	SPKRCONN RT OUTN		63 120
TPC5L4	A	1 TP-P5	SPKRCONN RT OUTN		63 120
TPC5A4	A	1 TP-P5	SPKRCONN RT OUTP		63 120
TPC5L5	A	1 TP-P5	SPKRCONN RT OUTP		63 120
TPC5B6	A	1 TP-P5	SPKRCONN RT OUTP		63 120
TPC5B8	A	1 TP-P5	AUD CONN RING SENSE		64
TPC5B7	A	1 TP-P5	AUD CONN RING2 XW		64 119
TPC5B6	A	1 TP-P5	AUD CONN TIP SENSE		64 119
TPC5B5	A	1 TP-P5	AUD CONN HP SENSE R		64 119

TPC5A7	A	1 TP-P5			
TPC5B3	A	1 TP-P5	AUD CONN HP SENSE L		64 119
TPC5A8	A	1 TP-P5	AUD CONN HP LEFT		64 119
TPC5A9	A	1 TP-P5	AUD CONN HP RIGHT		64 119
TPC5B0	A	1 TP-P5	AUD CONN RING2		64 119
TPC5B2	A	1 TP-P5	AUD CONN SLEEVE		64 119
TPC5K0	A	1 TP-P5			
TPC5K1	A	1 TP-P5	AUD CONN SLEEVE XW		64 119
TPC5A5	A	1 TP-P5	SPKR ID0		40 63
TPC5A2	A	1 TP-P5			

EDP , CAMERA,ALS

TPC5C0	A	1 TP-P5	EDP INT AUX N		62 93
TPC5C1	A	1 TP-P5			
TPC5C2	A	1 TP-P5	EDP INT AUX P		62 93
TPC5C3	A	1 TP-P5	EDP PANEL PWR BUF EN		62
TPC5C4	A	1 TP-P5			
TPC5C9	A	1 TP-P5	TP LCD IRQ L		62
TPC5C5	A	1 TP-P5	EDP INT ML P<0>		62 93
TPC5C5	A	1 TP-P5	DP INT HPD		62 93
TPC5C6	A	1 TP-P5	EDP INT ML N<0>		62 93
TPC5C7	A	1 TP-P5	LCD FSS		62 93
TPC5D5	A	1 TP-P5	EDP INT ML P<2>		62 93
TPC5D3	A	1 TP-P5	EDP INT ML N<2>		62 93
TPC5D1	A	1 TP-P5	EDP INT ML N<1>		62 93
TPC5D2	A	1 TP-P5	EDP INT ML P<1>		62 93
TPC5D0	A	1 TP-P5			
TPC5D7	A	1 TP-P5	I2C BKLT SDA		61 82
TPC5D0	A	1 TP-P5	EDP INT ML P<3>		62 93
TPC5D9	A	1 TP-P5	I2C BKLT SCL		61 82
TPC5D8	A	1 TP-P5	EDP INT ML N<3>		62 93
TPC5D4	A	1 TP-P5			
TPC5E1	A	1 TP-P5	I2C TCON SDA		51 82
TPC5E4	A	1 TP-P5	MIPI FTCAM DATA CONN N<0>		62
TPC5D6	A	1 TP-P5			
TPC5D3	A	1 TP-P5	I2C TCON SCL		51 82
TPC5E1	A	1 TP-P5	I2C CAM ISOL SDA		62
TPC5I1	A	1 TP-P5	MIPI FTCAM CLK CONN P		62
TPC5I10	A	1 TP-P5	I2C CAM ISOL SCL		62
TPC5I19	A	1 TP-P5	MIPI FTCAM CLK CONN N		62
TPC5I18	A	1 TP-P5	I2C ALS SCL		40 52
TPC5I16	A	1 TP-P5			
TPC5I17	A	1 TP-P5	MIPI FTCAM DATA CONN P<0>		62
TPC5I17	A	1 TP-P5	I2C ALS SDA		40 52
TPC5I15	A	1 TP-P5	PP5V_S0_ALSCAM_F		62
TPC5I13	A	1 TP-P5			
TPC5I13	A	1 TP-P6	PPVIN_S0SW_LCDBKLT_R		61
TPC5I13	A	1 TP-P5	PPVOUT_S0_LCDBKLT		61 82 122
TPC5I14	A	1 TP-P5	PP3V3_S0SW_LCD		51 82 120
TPC5I6	A	1 TP-P5	PP5V_S0SW_LCD		62
TPC5I5	A	1 TP-P5	PP3V3_S0SW_LCD		51 82 120
TPC5I8	A	1 TP-P5			
TPC5M1	A	1 TP-P5	BKLT_PWM_MLB2TCON		62

USBC (PLACE NEAR CONNECTOR)

TPC5G3	A	1 TP-P5	TP USBC PP20V XB		32
TPC5N3	A	1 TP-P5	TP USBC PP20V XA		32
TPC5G4	A	1 TP-P5	USBC XA_SBU1		30 32
TPC5G5	A	1 TP-P5	USBC XA_SBU2		30 32
TPC5G7	A	1 TP-P5	USBC XA_CC2 CONN		32 33
TPC5G9	A	1 TP-P5	PP20V USBC XB_VBUS		29 32 120 122
TPC5H0	A	1 TP-P5	PP20V USBC XA_VBUS		29 32 119 120 122
TPC5H1	A	1 TP-P5	TP USBC PP20V TB		110
TPC5H2	A	1 TP-P5	TP USBC PP20V TA		110
TPC5H3	A	1 TP-P5	PP20V USBC TB_VBUS		107 110 120 122
TPC5H4	A	1 TP-P5	PP20V USBC TA_VBUS		107 110 120 122
TPC5H8	A	1 TP-P5	PP20V USBC XA_VBUS		29 32 119 120 122
TPC5H9	A	1 TP-P5	PP20V USBC XA_VBUS		29 32 119 120 122
TPC5J1	A	1 TP-P5	PP20V USBC XB_VBUS		29 32 120 122
TPC5J0	A	1 TP-P5	PP20V USBC XA_VBUS		29 32 119 120 122
TPC5J3	A	1 TP-P5	PP20V USBC XB_VBUS		29 32 120 122
TPC5J4	A	1 TP-P5	PP20V USBC XB_VBUS		29 32 120 122
TPC5J5	A	1 TP-P5	PP20V USBC TA_VBUS		107 110 120 122
TPC5H5	A	1 TP-P5			
TPC5H6	A	1 TP-P5			
TPC5H7	A	1 TP-P5			
TPC5H8	A	1 TP-P5			
TPC5M2	A	1 TP-P5			
TPC5K3	A	1 TP-P5			
TPC5K3	A	1 TP-P5			
TPC5K4	A	1 TP-P5	PP20V USBC TA_VBUS		107 110 120 122

ICT TEST POINTS, ICT BOUNDARY SCAN TESTPOINTS

CPU XDP and PCH Test-Points

18	6	IN	TRUE	XDP_CPU_TCK	
36	13	IN	TRUE	XDP_PCH_TCK	
18	6	IN	TRUE	XDP_CPU_TDI	
18	6	IN	TRUE	XDP_CPU_TDO	
18	18	IN	TRUE	XDP_CPU_TRST_L	
18	6	IN	TRUE	XDP_CPU_TMS	
18	13	IN	TRUE	XDP_PCH_TMS	
18	13	IN	TRUE	XDP_PCH_TDI	
18	13	IN	TRUE	XDP_PCH_TDO	
18	13	6	IN	TRUE	XDP_CPU_FREQ_L
18	13	6	IN	TRUE	XDP_CPU_PRDY_L
119	46	35	12	IN	TRUE
119	46	35	12	IN	TRUE
					PM_PCH_PWROK
					PM_SYSRST_L
					XDP_PCH_JTAGX
18	13	IN	TRUE		
18	13	BI		PCH_ITP_PMODE	FUNC_TEST=TRUE

H9M BOUNDARY SCAN TESTPOINTS ON FCT TESTPOINT PAGE

TP Debug ACE Nets (EE tests)

30	UPC_XA_GPIO0	TP-P5	TPC622
31	UPC_XB_GPIO0	TP-P5	TPC624
31	UPC_XB_GPIO1	TP-P5	TPC625
108	UPC_TA_GPIO0	TP-P5	TPC626
108	UPC_TA_GPIO1	TP-P5	TPC627
109	UPC_TB_GPIO0	TP-P5	TPC628
109	UPC_TB_GPIO1	TP-P5	TPC629

GPU ICT TESTPONTIS

ACE

27	15	BI	JTAG_TBT_X_TMS	FUNC_TEST=TRUE
107	105	27	JTAG_ISP_TDI	FUNC_TEST=TRUE
107	105	27	JTAG_ISP_TCK	FUNC_TEST=TRUE
107	105	27	XDP_JTAG_ISP_TDO	FUNC_TEST=TRUE
121	27	BI	TBT_X_TEST_EN	FUNC_TEST=TRUE

WLAN

39	37	BI	WLAN_JTAG_TMS	FUNC_TEST=TRUE
39	37	BI	WLAN_JTAG_TCK	FUNC_TEST=TRUE
40	37	BI	WLAN_JTAG_TDI	FUNC_TEST=TRUE
37	34	BI	WLAN_JTAG_TDO	FUNC_TEST=TRUE
37	34	BI	WLAN_JTAG_TRST_L	FUNC_TEST=TRUE

105	15	BI	JTAG_TBT_T_TMS	FUNC_TEST=TRUE
-----	----	----	----------------	----------------

39	BI	TP_JTAG_SOC_TRST_L	FUNC_TEST=TRUE
----	----	--------------------	----------------

GPU

103	104	BI	GPU_JTAG_TCK	FUNC_TEST=TRUE
103	104	BI	GPU_JTAG_TDI	FUNC_TEST=TRUE
103	104	BI	GPU_JTAG_TDO	FUNC_TEST=TRUE
103	104	BI	GPU_JTAG_TMS	FUNC_TEST=TRUE
103	104	BI	GPU_JTAG_TRST_L	FUNC_TEST=TRUE

46	39	BI	SMC_PCH_SYS_PWROK	FUNC_TEST=TRUE
46	39	BI	SMC_PCH_PWROK	FUNC_TEST=TRUE
119	46	39	BI	SMC_SYSRST_L

119	13	6	BI	CPU_PWROK	FUNC_TEST=TRUE
77	53	77	BI	PMU_COLD_RESET_L	FUNC_TEST=TRUE
38	BI	SOC_JTAG_SEL	FUNC_TEST=TRUE		
38	BI	SOC_TESTMODE	FUNC_TEST=TRUE		

37	36	BI	WLAN_JTAG_SEL	FUNC_TEST=TRUE
103	BI	TBT_T_TEST_EN	FUNC_TEST=TRUE	
121	27	BI	TBT_X_TEST_EN	FUNC_TEST=TRUE

SSD BOUNDARY SCAN Test-Points

85	84	83	39	IN	TRUE	SSD0_SWDIO_UART_D2R
85	84	83	39	IN	TRUE	SSD0_SWCLK_UART_R2D
		84	39	IN	TRUE	SSD0_S4E0_JTAG_TDO
		83	39	IN	TRUE	SSD0_S4E0_JTAG_TDI
86	85	84	83	IN	TRUE	SSD0_S4E_JTAG_SEL

85	84	IN	TRUE	SSD0_S4E1_JTAG_TDO	
----	----	----	------	--------------------	--

121	86	85	IN	TRUE	SSD0_S4E2_JTAG_TDO	
-----	----	----	----	------	--------------------	--

86	IN	SSD0_S4E3_JTAG_TDO			
----	----	--------------------	--	--	--

121	86	85	IN	TRUE	SSD0_S4E2_JTAG_TDO	
-----	----	----	----	------	--------------------	--

90	89	88	39	IN	TRUE	SSD1_SWDIO_UART_D2R
90	89	88	39	IN	TRUE	SSD1_SWCLK_UART_R2D
90	89	88	39	IN	TRUE	SSD1_S4E0_JTAG_TDO
89	88	IN	TRUE	SSD1_S4E0_JTAG_TDI		
88	IN	TRUE	SSD1_S4E_JTAG_SEL			
91	90	89	88	IN	TRUE	

90	89	IN	TRUE	SSD1_S4E1_JTAG_TDO	
----	----	----	------	--------------------	--

91	90	IN	TRUE	SSD1_S4E2_JTAG_TDO	
----	----	----	------	--------------------	--

91	89	IN	TRUE	SSD1_S4E3_JTAG_TDO	
----	----	----	------	--------------------	--

S4E

PPC603	PP	1	PVDDCPUAWAKE_SW0	TP-P5	TPC603
PPC604	PP	1	PVDDCPUAWAKE_SW1	TP-P5	TPC604
PPC605	PP	1	PVDDCPUAWAKE_SW2	TP-P5	TPC605
PPC606	PP	1	PVDDCPUAWAKE_SW3	TP-P5	TPC606
PPC607	PP	1	PVCCPRIMCORE_SW0	TP-P5	TPC607
PPC608	PP	1	PVCCPRIMCORE_SW1	TP-P5	TPC608
PPC609	PP	1	PVVSLLPDDR_SW0	TP-P5	TPC609
PPC610	PP	1	PVVSLLPDDR_SW1	TP-P5	TPC610
PPC611	PP	1	PVVSLLPS2R_SW0	TP-P5	TPC611
PPC612	PP	1	PVVSLLPS2R_SW1	TP-P5	TPC612
PPC613	PP	1	PVVSLLPS2R_SW1	TP-P5	TPC613
PPC614	PP	1	PVVSLLPDDR_SW0	TP-P5	TPC614
PPC615	PP	1	PVVSLLPDDR_SW1	TP-P5	TPC615
PPC616	PP	1	PVDDCPUSRAMAWAKE_SW0	TP-P5	TPC616

EE TESTS_SWE

ISNS_HS_COMPUTING_P	TP-P5	TPC650
ISNS_HS_COMPUTING_N	TP-P5	TPC651
ISNS_HS_OTHER5V_P	TP-P5	TPC652
ISNS_HS_OTHER5V_N	TP-P5	TPC653
ISNS_HS_3V3_X_P	TP-P5	TPC654
ISNS_HS_3V3_X_N	TP-P5	TPC655
ISNS_HS_3V3_T_P	TP-P5	TPC656
ISNS_HS_3V3_T_N	TP-P5	TPC657
ISNS_LCDBKLT_P	TP-P5	TPC658
ISNS_LCDBKLT_N	TP-P5	TPC659
ISNS_1V0_P	TP-P5	TPC660
ISNS_1V0_N	TP-P5	TPC661
ISNS_CPUDDR_P	TP-P5	TPC662
ISNS_CPUDDR_N	TP-P5	TPC663
ISNS_CPUVDDQ_P	TP-P5	TPC664
ISNS_CPUVDDQ_N	TP-P5	TPC665
CPUVR_ISNS_P	TP-P5	TPC666
CPUVR_ISNS_N	TP-P5	TPC667
ISNS_WLAN_N	TP-P5	TPC668
ISNS_WLAN_P	TP-P5	TPC669
ISNS_WLIV8_P	TP-P5	TPC670
ISNS_WLIV8_N	TP-P5	TPC671
ISNS_LCDPANEL_P	TP-P5	TPC672
ISNS_LCDPANEL_N	TP-P5	TPC673
ISNS_CALPE_P	TP-P5	TPC674
ISNS_CALPE_N	TP-P5	TPC675
CPUGT_ISNS_R_P	TP-P5	TPC676
CPUGT_ISNS_R_N	TP-P5	TPC677
CPUSA_ISNS_P	TP-P5	TPC678
CPUSA_ISNS_N	TP-P5	TPC679
ISNS_CPUVCCIO_POS	TP-P5	TPC680
ISNS_CPUVCCIO_NEG	TP-P5	TPC681
GFXIMVP_ISNS_R_N	TP-P5	TPC682
GFXIMVP_ISNS_R_P	TP-P5	TPC683
VDDCIS0_CS_P	TP-P5	TPC684
VDDCIS0_CS_N	TP-P5	TPC685
ISNS_GPU1V8_P	TP-P5	TPC686
ISNS_GPU1V8_N	TP-P5	TPC687
GPUFB_CS_P	TP-P5	TPC688
GPUFB_CS_N	TP-P5	TPC689
ISNS_GPUFBIC_P	TP-P5	TPC6A0
ISNS_GPUFBIC_N	TP-P5	TPC6A1
ISNS_GPU_HS_P	TP-P5	TPC6A2
ISNS_GPU_HS_N	TP-P5	TPC6A3
SMC_PBUS_VSENSE	TP-P5	TPC6A4
PMU_CPU_VSENSE	TP-P5	TPC6A5
PMU_GPU_CORE_VSENSE	TP-P5	TPC6A6
EADC1_CPUGT_VSENSE	TP-P5	TPC6A7
GND_CALPE_AVSS	TP-P5	TPC6A8
EADC1_CPUSA_VSENSE	TP-P5	TPC6A9
EADC2_GPU_VDDCI_VSENSE	TP-P5	TPC6B0
GND_EADC2_COM	TP-P5	TPC6B1
SMC_DCIN_VSENSE	TP-P5	TPC6B2
CHGR_CSI_R_P	TP-P5	TPC6B3
CHGR_CSI_R_N	TP-P5	TPC6B4
CHGR_CSO_R_P	TP-P5	TPC6B5
CHGR_CSO_R_N	TP-P5	TPC6B6
ISNS_PPBUS_MAIN_SSD0_P	TP-P5	TPC6B7
ISNS_PPBUS_MAIN_SSD0_N	TP-P5	TPC6B8
ISNS_PPBUS_MAIN_SSD1_P	TP-P5	TPC6B9

EE TESTS_SWE -2

55	ISNS_PPBUS_MAIN_SSD1_N	TP-P5	TPC6C0
55	ISNS_P3V3_G3W_SSD0_P	TP-P5	TPC6C1
55	ISNS_P3V3_G3W_SSD0_N	TP-P5	TPC6C2
55	ISNS_P3V3_G3W_SSD1_P	TP-P5	TPC6C3
55	ISNS_P3V3_G3W_SSD1_N	TP-P5	TPC6C4
55	ISNS_T139_P	TP-P5	TPC6C7
55	ISNS_T139_N	TP-P5	TPC6C8

WP pins of ROMs


36	BT_FLASH_WP_L	TP-P5	TPC6D0	PLACE_SIDE=TOP
27	TBT_X_ROM_WP_L	TP-P5	TPC6D1	PLACE_SIDE=TOP
105	TBT_T_ROM_WP_L	TP-P5	TPC6D2	PLACE_SIDE=TOP
102	GPU_ROM_WP_L	TP-P5	TPC6D3	PLACE_SIDE=TOP
46	SPI_SOCROM_WP_L	TP-P5	TPC6D4	PLACE_SIDE=TOP


EE TESTS_PCH


12	PCIE_CLK100M_DEBUG_N	TP-P5	TPC620	PLACE_NEAR=U1200_A06:25MM
12	PCIE_CLK100M_DEBUG_P	TP-P5	TPC621	PLACE_NEAR=U1200_A06:25MM
36	PCH_PCIE_CLK100M_WLAN_N	TP-P5	TPC631	
36	PCH_PCIE_CLK100M_WLAN_P	TP-P5	TPC632	
41	PCIE_CLK100M_SOC_N	TP-P5	PPC633	PLACE_NEAR=U9900_G12:25MM
41	PCIE_CLK100M_SOC_P	TP-P5	PPC634	PLACE_NEAR=U9900_G13:25MM

S4E


TPC690A	TP-P5	SSD0_S4E0_UART_TX	83
TPC691A	TP-P5	SSD1_S4E0_UART_TX	88
TPC692A	TP-P5	SSD0_S4E1_UART_TX	84
TPC693A	TP-P5	SSD1_S4E1_UART_TX	89
TPC694A	TP-P5	SSD0_S4E2_UART_TX	85
TPC695A	TP-P5	SSD0_S4E3_UART_TX	46
TPC696A	TP-P5	SSD1_S4E3_UART_TX	91
TPC697A	TP-P5	SSD0_S4E1_DROOP_L	84
TPC698A	TP-P5	SSD1_S4E2_UART_TX	90
TPC699A	TP-P5	SSD0_CLKREQ2_L	41 47 85
TPC699A	TP-P5	SSD0_S4E3_DROOP_L	86
TPC699A	TP-P5	SSD0_S4E2_DROOP_L	85
TPC699A	TP-P5	SSD0_CLKREQ3_L	41 47 86
TPC699A	TP-P5	SSD0_S4E0_DROOP_L	83


PAGE TITLE		
ICT, MAC-1 ,EE Testpoints		
 Apple Inc.	DRAWING NUMBER	051-02888
	REVISION	1.0.0 EVT
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE I NOT TO REPRODUCE OR COPY IT I NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART I ALL RIGHTS RESERVED	BRANCH	126 OF 200
	PAGE	
	SHEET	121 OF 131



PAGE TITLE		
Desense Caps 2		
 Apple Inc.	DRAWING NUMBER	051-02888
	REVISION	1.0.0 EVT
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE I NOT TO REPRODUCE OR COPY IT I NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED	BRANCH	128 OF 200
	PAGE	
	SHEET	123 OF 131

BOM_COST_GROUP=WIRELESS



PAGE TITLE		
Desense Caps 3		
 Apple Inc.	DRAWING NUMBER	051-02888
	REVISION	1.0.0 EVT
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE I NOT TO REPRODUCE OR COPY IT I NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED	BRANCH	129 OF 200
	PAGE	
	SHEET	124 OF 131

	8	7	6	5	4	3	2	1	
	Memory Bit/Byte Swizzle								
D	DDR4 COMMAND/ADDRESS				KBL-H DDR4 NET				D
					BIT SWIZZLE				
C									C
B									B
A									A
	8	7	6	5	4	3	2	1	

DDR4 COMMAND/ADDRESS

MAKE_BASE			
118 22	TRUE	MEM_A_DQS_P<0>	== MEM_A_DQS_P<0>
118 22	TRUE	MEM_A_DQS_N<0>	== MEM_A_DQS_N<0>
118 22	TRUE	MEM_A_DQS_P<1>	== MEM_A_DQS_P<1>
118 22	TRUE	MEM_A_DQS_N<1>	== MEM_A_DQS_N<1>
118 22	TRUE	MEM_A_DQS_P<2>	== MEM_A_DQS_P<2>
118 22	TRUE	MEM_A_DQS_N<2>	== MEM_A_DQS_N<2>
118 22	TRUE	MEM_A_DQS_P<3>	== MEM_A_DQS_P<3>
118 22	TRUE	MEM_A_DQS_N<3>	== MEM_A_DQS_N<3>
118 23	TRUE	MEM_A_DQS_P<4>	== MEM_A_DQS_P<4>
118 23	TRUE	MEM_A_DQS_N<4>	== MEM_A_DQS_N<4>
118 23	TRUE	MEM_A_DQS_P<5>	== MEM_A_DQS_P<5>
118 23	TRUE	MEM_A_DQS_N<5>	== MEM_A_DQS_N<5>
118 23	TRUE	MEM_A_DQS_P<6>	== MEM_A_DQS_P<6>
118 23	TRUE	MEM_A_DQS_N<6>	== MEM_A_DQS_N<6>
118 23	TRUE	MEM_A_DQS_P<7>	== MEM_A_DQS_P<7>
118 23	TRUE	MEM_A_DQS_N<7>	== MEM_A_DQS_N<7>


MAKE_BASE			
118 24	TRUE	MEM_B_DQS_P<0>	== MEM_B_DQS_P<0>
118 24	TRUE	MEM_B_DQS_N<0>	== MEM_B_DQS_N<0>
118 24	TRUE	MEM_B_DQS_P<1>	== MEM_B_DQS_P<1>
118 24	TRUE	MEM_B_DQS_N<1>	== MEM_B_DQS_N<1>
118 24	TRUE	MEM_B_DQS_P<2>	== MEM_B_DQS_P<2>
118 24	TRUE	MEM_B_DQS_N<2>	== MEM_B_DQS_N<2>
118 24	TRUE	MEM_B_DQS_P<3>	== MEM_B_DQS_P<3>
118 24	TRUE	MEM_B_DQS_N<3>	== MEM_B_DQS_N<3>
118 25	TRUE	MEM_B_DQS_P<4>	== MEM_B_DQS_P<4>
118 25	TRUE	MEM_B_DQS_N<4>	== MEM_B_DQS_N<4>
118 25	TRUE	MEM_B_DQS_P<5>	== MEM_B_DQS_P<5>
118 25	TRUE	MEM_B_DQS_N<5>	== MEM_B_DQS_N<5>
118 25	TRUE	MEM_B_DQS_P<6>	== MEM_B_DQS_P<6>
118 25	TRUE	MEM_B_DQS_N<6>	== MEM_B_DQS_N<6>
118 25	TRUE	MEM_B_DQS_P<7>	== MEM_B_DQS_P<7>
118 25	TRUE	MEM_B_DQS_N<7>	== MEM_B_DQS_N<7>

SYNC_MASTER=1380_m1b

SYNC_DATE=02/09/2017

PAGE TITLE

Memory Bite/Byte Swizzle

 Apple Inc.

NOTICE OF PROPRIETARY PROPERTY:
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE
II NOT TO REPRODUCE OR COPY IT
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART
IV ALL RIGHTS RESERVED

DRAWING NUMBER
051-02888

REVISION
1.0.0 EVT

BRANCH
130 OF 200

PAGE

SHEET
125 OF 131


SIZE
D

8		7		6		5		4		3		2		1			
D																D	
C																C	
B																B	
A																A	
8		7		6		5		4		3		2		1			

PAGE TITLE™			DRAWING NUMBER			SIZE		
BLANK			051-02888			D		
REVISION			1.0.0 EVT					
BRANCH			141 OF 200					
PAGE								
SHEET			127 OF 131					

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE
II NOT TO REPRODUCE OR COPY IT
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART
IV ALL RIGHTS RESERVED

Apple Inc.

PAGE TITLE: BLANK			SHEET: 127 OF 131		
 Apple Inc.		DRAWING NUMBER	051-02888	SIZE	D
		REVISION	1.0.0 EVT		
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		BRANCH	141 OF 200		
		PAGE			
		SHEET	127 OF 131		

8		7		6		5		4		3		2		1			
D																D	
C																C	
B																B	
A																A	
8		7		6		5		4		3		2		1			

DRAWING NUMBER			051-02888			SIZE			D		
REVISION			1.0.0 EVT								
BRANCH			143 OF 200								
PAGE											
SHEET			128 OF 131								

NOTICE OF PROPRIETARY PROPERTY:

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:


I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART


IV ALL RIGHTS RESERVED

BLANK

 Apple Inc.


SYNC_MASTER=1380_m16

SYNC_DATE=22/09/2017

SYNC_MASTER=1380_01b			SYNC_DATE=02/09/2017		
PAGE TITLE			BLANK		
 Apple Inc.			DRAWING NUMBER	051-02888	SIZE
			REVISION	1.0.0 EVT	D
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED			BRANCH	143 OF 200	PAGE
			SHEET	128 OF 131	

8		7		6		5		4		3		2		1		
																D
																C
																B
																A
8		7		6		5		4		3		2		1		

PAGE TITLE: BLANK			DRAWING NUMBER: 051-02888			SIZE: D		
<div>Apple Inc.</div> <div>NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED</div>			REVISION: 1.0.0 EVT			BRANCH: 144 OF 200		
			PAGE: 144 OF 200			SHEET: 129 OF 131		

PAGE TITLE: 051-02888		DRAWING NUMBER: 051-02888		SIZE: D	
 Apple Inc.		REVISION: 1.0.0 EVT		BRANCH: 144 OF 200	
		PAGE: 129 OF 131			
NOTICE OF PROPRIETARY PROPERTY:		SHEET: 129 OF 131			
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:					
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE					
II NOT TO REPRODUCE OR COPY IT					
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART					
IV ALL RIGHTS RESERVED					

